欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8782SEDS/R 参数 Datasheet PDF下载

WM8782SEDS/R图片预览
型号: WM8782SEDS/R
PDF下载: 下载PDF文件 查看货源
内容描述: 24位, 192kHz立体声ADC [24-Bit, 192kHz Stereo ADC]
分类和应用: 商用集成电路光电二极管
文件页数/大小: 21 页 / 237 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8782SEDS/R的Datasheet PDF文件第6页浏览型号WM8782SEDS/R的Datasheet PDF文件第7页浏览型号WM8782SEDS/R的Datasheet PDF文件第8页浏览型号WM8782SEDS/R的Datasheet PDF文件第9页浏览型号WM8782SEDS/R的Datasheet PDF文件第11页浏览型号WM8782SEDS/R的Datasheet PDF文件第12页浏览型号WM8782SEDS/R的Datasheet PDF文件第13页浏览型号WM8782SEDS/R的Datasheet PDF文件第14页  
WM8782
DEVICE DESCRIPTION
INTRODUCTION
Production Data
The WM8782 is a stereo 24-bit ADC designed for demanding recording applications such as DVD
recorders, studio mixers, PVRs, and AV amplifiers. The WM8782 consists of stereo line level inputs,
followed by a sigma-delta modulator and digital filtering.
The device offers stereo line level inputs along with two control input pins (FORMAT, IWL) to allow
operation of the audio interface in three industry standard modes (left justified, right justified or I
2
S) .
An internal op-amp is integrated on the front end of the chip to accommodate analogue input signals
greater than 1V
rms
. The device also has a high pass filter to remove residual DC offsets.
The WM8782 offers Master or Slave mode clocking schemes. A control input pin M/S is used to allow
Slave mode or Master mode operation. The WM8782 supports master clock rates from 128fs to
768fs and digital audio output word lengths from 16-24 bits. Sampling rates from 8kHz to 192kHz are
supported, delivering high SNR operating with 128x, 64x or 32x over-sampling, according to the
sample rate.
The line inputs are biased internally through the operational amplifier to V
MID
.
ADC
The WM8782 uses a multi-bit over sampled sigma-delta ADC. A single channel of the ADC is
illustrated in Figure 4 Multi-Bit Oversampling Sigma Delta ADC Schematic.
LIN/RIN
ANALOG
INTEGRATOR
TO ADC DIGITAL FILTERS
MULTI
BITS
Figure 4 Multi-Bit Oversampling Sigma Delta ADC Schematic
The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high
frequency noise.
The ADC Full Scale input is 1.0V rms at AVDD = 5.0 volts. Any input voltage greater than full scale
will possibly overload the ADC and cause distortion. Note that the full scale input has a linear
relationship with AVDD. The internal op-amp and appropriate resistors can be used to reduce signals
greater than 1Vrms before they reach the ADC.
The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data
from the ADC to the correct sampling frequency to be output on the digital audio interface.
ADC DIGITAL FILTER
The ADC digital filters contain a digital high pass filter. The high-pass filter response detailed in
Digital Filter Characteristics. The operation of the high pass filter removes residual DC offsets that
are present on the audio signal.
w
PD, August 2006, Rev 4.2
10