欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25128S 参数 Datasheet PDF下载

X25128S图片预览
型号: X25128S
PDF下载: 下载PDF文件 查看货源
内容描述: SPI串行ê 2 PROM带座锁TM保护 [SPI Serial E 2 PROM with Block Lock TM Protection]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 15 页 / 80 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X25128S的Datasheet PDF文件第5页浏览型号X25128S的Datasheet PDF文件第6页浏览型号X25128S的Datasheet PDF文件第7页浏览型号X25128S的Datasheet PDF文件第8页浏览型号X25128S的Datasheet PDF文件第10页浏览型号X25128S的Datasheet PDF文件第11页浏览型号X25128S的Datasheet PDF文件第12页浏览型号X25128S的Datasheet PDF文件第13页  
X25128  
A.C. CONDITIONS OF TEST  
EQUIVALENT A.C. LOAD CIRCUIT  
Input Pulse Levels  
VCC x 0.1 to VCC x 0.9  
5V  
3V  
Input Rise and Fall  
Times  
10ns  
1.44KΩ  
1.64KΩ  
4.63KΩ  
Input and Output  
Timing Levels  
VCC X 0.5  
OUTPUT  
1.95KΩ  
OUTPUT  
100pF  
100pF  
3091 FM T11  
3091 FM F09.1  
A.C. OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified.)  
Data Input Timing  
Symbol  
fSCK  
tCYC  
tLEAD  
tLAG  
tWH  
Parameter  
Min.  
0
Max.  
Units  
MHz  
ns  
Clock Frequency  
Cycle Time  
2
500  
250  
250  
200  
200  
50  
CS Lead Time  
ns  
CS Lag Time  
ns  
Clock HIGH Time  
Clock LOW Time  
Data Setup Time  
Data Hold Time  
Data In Rise Time  
Data In Fall Time  
HOLD Setup Time  
HOLD Hold Time  
CS Deselect Time  
Write Cycle Time  
ns  
tWL  
ns  
tSU  
ns  
tH  
50  
ns  
(4)  
tRI  
2
2
µs  
(4)  
tFI  
µs  
tHD  
tCD  
tCS  
100  
100  
2.0  
ns  
ns  
µs  
(5)  
tWC  
10  
ms  
3091 FM T12.2  
Data Output Timing  
Symbol  
fSCK  
tDIS  
Parameter  
Min.  
Max.  
2
Units  
MHz  
ns  
Clock Frequency  
0
Output Disable Time  
250  
200  
tV  
Output Valid from Clock LOW  
Output Hold Time  
ns  
tHO  
0
ns  
(4)  
tRO  
Output Rise Time  
100  
100  
ns  
(4)  
tFO  
Output Fall Time  
ns  
(4)  
tLZ  
HOLD HIGH to Output in Low Z  
HOLD LOW to Output in Low Z  
100  
100  
ns  
(4)  
tHZ  
ns  
3091 FM T13.2  
Notes: (4) This parameter is periodically sampled and not 100% tested.  
(5) t is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal  
WC  
nonvolatile write cycle.  
9