欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8980DPR1 参数 Datasheet PDF下载

MT8980DPR1图片预览
型号: MT8980DPR1
PDF下载: 下载PDF文件 查看货源
内容描述: ISO- CMOS ST- BUS系列数字交换机 [ISO-CMOS ST-BUS Family Digital Switch]
分类和应用: 电信集成电路电信转换电路电信电路PC
文件页数/大小: 20 页 / 483 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT8980DPR1的Datasheet PDF文件第1页浏览型号MT8980DPR1的Datasheet PDF文件第2页浏览型号MT8980DPR1的Datasheet PDF文件第3页浏览型号MT8980DPR1的Datasheet PDF文件第4页浏览型号MT8980DPR1的Datasheet PDF文件第6页浏览型号MT8980DPR1的Datasheet PDF文件第7页浏览型号MT8980DPR1的Datasheet PDF文件第8页浏览型号MT8980DPR1的Datasheet PDF文件第9页  
MT8980D
A5
0
1
1
1
A4
X
0
0
1
A3
X
0
0
1
A2
X
0
0
1
A1
X
0
0
1
A0
X
0
1
1
HEX ADDRESS
00 - 1F
20
21
3F
LOCATION
Control Register *
Channel 0
Channel 1
Channel 31
Data Sheet
* Writing to the Control Register is the only fast transaction.
Memory and stream are specified by the contents of the Control Register.
Figure 3 - Address Memory Map
Software Control
The address lines on the Control Interface give access to the Control Register directly or, depending on the
contents of the Control Register, to the High or Low sections of the Connection Memory or to the Data Memory.
If address line A5 is low, then the Control Register is addressed regardless of the other address lines (see Fig. 3). If
A5 is high, then the address lines A4-A0 select the memory location corresponding to channel 0-31 for the memory
and stream selected in the Control Register.
The data in the Control Register consists of mode control bits, memory select bits, and stream address bits (see
Fig. 4). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and
the stream address bits define one of the ST-BUS input or output streams.
5
Zarlink Semiconductor Inc.