欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F021APB020EC 参数 Datasheet PDF下载

Z8F021APB020EC图片预览
型号: Z8F021APB020EC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采! XP -R 4K系列高性能8位微控制器 [Z8 Encore! XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F021APB020EC的Datasheet PDF文件第44页浏览型号Z8F021APB020EC的Datasheet PDF文件第45页浏览型号Z8F021APB020EC的Datasheet PDF文件第46页浏览型号Z8F021APB020EC的Datasheet PDF文件第47页浏览型号Z8F021APB020EC的Datasheet PDF文件第49页浏览型号Z8F021APB020EC的Datasheet PDF文件第50页浏览型号Z8F021APB020EC的Datasheet PDF文件第51页浏览型号Z8F021APB020EC的Datasheet PDF文件第52页  
Z8 Encore! XP
®
4K Series
Product Specification
29
Low-Power Modes
Overview
The Z8 Encore! XP
®
4K Series products contain power-saving features. The highest level
of power reduction is provided by the STOP mode. The next lower level of power reduc-
tion is provided by the HALT mode.
Further power savings can be implemented by disabling individual peripheral blocks
while in Active mode (defined as being in neither STOP nor HALT mode).
STOP Mode
Executing the eZ8 CPU’s STOP instruction places the device into STOP mode. In STOP
mode, the operating characteristics are:
Primary crystal oscillator and internal precision oscillator are stopped; XIN and XOUT (if
previously enabled) are disabled, and PA0/PA1 revert to the states programmed by the
GPIO registers.
System clock is stopped.
eZ8 CPU is stopped.
Program counter (PC) stops incrementing.
Watch-Dog Timer’s internal RC oscillator continues to operate if enabled by the Oscillator
Control Register.
If enabled, the Watch-Dog Timer logic continues to operate.
If enabled for operation in STOP mode by the associated Flash Option Bit, the Voltage-
Brown Out protection circuit continues to operate.
Low-power operational amplifier continues to operate if enabled by the Power Control
Register to do so.
All other on-chip peripherals are idle.
To minimize current in STOP mode, all GPIO pins that are configured as digital inputs
must be driven to one of the supply rails (V
CC
or GND). Additionally, any GPIOs config-
ured as outputs should also be driven to one of the supply rails. The device can be brought
out of STOP mode using STOP Mode Recovery. For more information about STOP Mode
Recovery refer to
PS022815-0206
Low-Power Modes