欢迎访问ic37.com |
会员登录 免费注册
发布采购

28222-14 参数 Datasheet PDF下载

28222-14图片预览
型号: 28222-14
PDF下载: 下载PDF文件 查看货源
内容描述: ATM发射器/接收器与UTOPIA接口 [ATM Transmitter/Receiver with UTOPIA Interface]
分类和应用: 异步传输模式ATM
文件页数/大小: 161 页 / 1722 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号28222-14的Datasheet PDF文件第94页浏览型号28222-14的Datasheet PDF文件第95页浏览型号28222-14的Datasheet PDF文件第96页浏览型号28222-14的Datasheet PDF文件第97页浏览型号28222-14的Datasheet PDF文件第99页浏览型号28222-14的Datasheet PDF文件第100页浏览型号28222-14的Datasheet PDF文件第101页浏览型号28222-14的Datasheet PDF文件第102页  
3.0 Registers  
CN8223  
3.3 Configuration Control Registers  
ATM Transmitter/Receiver with UTOPIA Interface  
0x2BUTOPIA_1 (Utopia Port Control Register 1)  
The UTOPIA_1 register is located at address 0x2B and controls operation of the UTOPIA interface. Operation  
of the UTOPIA interface is detailed in Section 2.7.5.  
Field  
Size  
Bit  
Name  
Reserved  
Description  
157  
9
Set to 0.  
6
1
Reset TX FIFO  
Resets the address generators and flags associated with the transmit FIFO when  
this bit is set high. This bit should be set high when Enable UTOPIA Interface (bit 0)  
is first set high, then written low after ATM and PHY layer initialization is complete.  
While the CN8223 is being initialized, its bit should be held low. Before setting this  
bit high, the ATM layer UTOPIA interface control lines must be in an inactive state. If  
they are not, the CN8223 UTOPIA FIFO pointers could become corrupted. To  
conserve power, write this bit high if the UTOPIA interface is not used.  
5
1
Reset RX FIFO  
Resets the address generators and flags associated with the receive FIFO when this  
bit is set high. This bit should be set high when the Enable UTOPIA Interface control  
bit is first set high and can then be written low after ATM and PHY layer initialization  
is complete. While the CN8223 is being initialized, this bit should be held low.  
Before setting this bit high, the ATM layer UTOPIA interface control lines must be in  
an inactive state. If they are not, the CN8223 UTOPIA FIFO pointers could become  
corrupted. To conserve power, this bit should be written high if the UTOPIA  
interface is not used.  
4
1
2
Reserved  
Set to 0.  
3, 2  
Flag Threshold  
Selects the cell look-ahead level for asserting the TxFull~/TxClav flag to the ATM  
layer. The control bits and flag look-ahead are as follows:  
Octet/Cell  
Handshake Flag Threshold  
TxFull~/TxClav Look-Ahead  
Full after 4 more octets  
0
1
1
1
x
00 (Two-cell look-ahead)  
01 (Single cell look- ahead)  
10 or 11 (Normal mode)  
Full after current cell + 2 cells  
Full after current cell + cell  
Full after current cell  
1
0
1
1
Octet/Cell  
Handshake  
Selects the full flag handshake protocol for the FIFO buffers. If this bit is low, then  
octet-level handshaking is selected and the flags supplied are TxFull~ and  
RxEmpty~. If this bit is high, then cell-level handshaking is selected, and the flags  
supplied are TxClav and RxClav. In octet-handshake mode, the RxClav flag goes  
active after one full cell is in the receive UTOPIA FIFO. Also in this mode, when the  
256-byte transmit UTOPIA FIFO has 252 bytes filled, TxClav goes active, indicating  
that only four bytes of space remain.  
Enable UTOPIA  
Interface  
Selects the interface type on the FIFO I/O pins. If this bit is low, the interface is the  
standard four-port FIFO interface. If this bit is high, then the interface is a  
single-port UTOPIA-compliant interface controlled by the Port 0 Control Registers.  
3-12  
Conexant  
100046C