CY7B991V
3.3V RoboClock
®
Pinouts
Figure 1. Pin Diagram- 32-Pin PLCC Package
TEST
V
CCQ
GND
REF
3F0
2F1
FS
3
3F1
4F0
4F1
CCQ
5
6
7
8
9
10
11
12
4
2
1
32 31 30
29
28
27
2F0
GND
1F1
1F0
V
CCN
1Q0
1Q1
GND
GND
V
CCN
4Q1
4Q0
GND
GND
CY7B991V
26
25
24
23
22
13
21
14 15 16 17 18 19 20
FB
2Q1
3Q1
3Q0
V
CCN
V
CCN
2Q0
Table 1. Pin Definitions
Signal Name
REF
FB
FS
1F0, 1F1
2F0, 2F1
3F0, 3F1
4F0, 4F1
TEST
1Q0, 1Q1
2Q0, 2Q1
3Q0, 3Q1
4Q0, 4Q1
V
CCN
V
CCQ
GND
IO
I
I
I
I
I
I
I
I
O
O
O
O
PWR
PWR
PWR
Description
Reference frequency input. This input supplies the frequency and timing against which all functional
variations are measured.
PLL feedback input (typically connected to one of the eight outputs).
Three level frequency range select. See
Three level function select inputs for output pair 1 (1Q0, 1Q1). See
Three level function select inputs for output pair 2 (2Q0, 2Q1). See
Three level function select inputs for output pair 3 (3Q0, 3Q1). See
Three level function select inputs for output pair 4 (4Q0, 4Q1). See
Three level select. See test mode section under the block diagram descriptions.
Output pair 1. See
Output pair 2. See
Output pair 3. See
Output pair 4. See
Power supply for output drivers.
Power supply for internal circuitry.
Ground.
Document Number: 38-07141 Rev. *D
Page 2 of 13
CYPRESS [ CYPRESS SEMICONDUCTOR ]
