CY7C1061AV33
Data Retention Waveform
DATA RETENTION MODE
V
CC
CE
3.0V
t
CDR
V
DR
> 2V
3.0V
t
R
Switching Waveforms
Read Cycle No. 1
(Address Transition Controlled)
t
RC
RC
ADDRESS
t
OHA
DATA OUT
PREVIOUS DATA VALID
t
AA
DATA VALID
Read Cycle No. 2
(OE Controlled)
ADDRESS
t
RC
CE
1
CE
2
t
ACE
BHE/BLE
t
DBE
t
LZBE
OE
t
DOE
t
LZOE
HIGH IMPEDANCE
t
LZCE
V
CC
SUPPLY
CURRENT
t
PU
50%
50%
I
CC
I
SB
t
HZOE
HIGH
IMPEDANCE
t
HZBE
t
PD
t
HZCE
DATA OUT
DATA VALID
Notes
12. Device is continuously selected. OE, CE, BHE or BHE, or both = V
IL
. CE2 = V
IH
.
13. WE is HIGH for Read cycle.
14. Address valid prior to or coincident with CE
1
transition LOW and CE
2
transition HIGH.
Document #: 38-05256 Rev. *G
Page 5 of 10
CYPRESS [ CYPRESS SEMICONDUCTOR ]
