欢迎访问ic37.com |
会员登录 免费注册
发布采购

MKL24Z32VFM4 参数 Datasheet PDF下载

MKL24Z32VFM4图片预览
型号: MKL24Z32VFM4
PDF下载: 下载PDF文件 查看货源
内容描述: KL24子系列数据手册 [KL24 Sub-Family Data Sheet]
分类和应用:
文件页数/大小: 48 页 / 1579 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MKL24Z32VFM4的Datasheet PDF文件第27页浏览型号MKL24Z32VFM4的Datasheet PDF文件第28页浏览型号MKL24Z32VFM4的Datasheet PDF文件第29页浏览型号MKL24Z32VFM4的Datasheet PDF文件第30页浏览型号MKL24Z32VFM4的Datasheet PDF文件第32页浏览型号MKL24Z32VFM4的Datasheet PDF文件第33页浏览型号MKL24Z32VFM4的Datasheet PDF文件第34页浏览型号MKL24Z32VFM4的Datasheet PDF文件第35页  
Peripheral operating requirements and behaviors
6.5 Security and integrity modules
There are no specifications necessary for the device's security and integrity modules.
6.6 Analog
6.6.1 ADC electrical specifications
All ADC channels meet the 12-bit single-ended accuracy specifications.
6.6.1.1
Symbol
V
DDA
ΔV
DDA
ΔV
SSA
V
REFH
V
REFL
V
ADIN
C
ADIN
R
ADIN
R
AS
12-bit ADC operating conditions
Description
Supply voltage
Supply voltage
Ground voltage
ADC reference
voltage high
ADC reference
voltage low
Input voltage
Input capacitance
Input resistance
Analog source
resistance
12-bit modes
f
ADCK
< 4 MHz
≤ 12-bit mode
≤ 12 bit modes
No ADC hardware averaging
Continuous conversions
enabled, subsequent
conversion time
• 8-/10-/12-bit modes
Conditions
Absolute
Delta to V
DD
(V
DD
-V
DDA
)
Delta to V
SS
(V
SS
- V
SSA
)
Table 19. 12-bit ADC operating conditions
Min.
1.71
-100
-100
1.13
V
SSA
V
REFL
1.0
Typ.
0
0
V
DDA
V
SSA
4
2
Max.
3.6
+100
+100
V
DDA
V
SSA
V
REFH
5
5
5
18.0
Unit
V
mV
mV
V
V
V
pF
MHz
20.000
818.330
Ksps
Notes
f
ADCK
C
rate
ADC conversion
clock frequency
ADC conversion
rate
1. Typical values assume V
DDA
= 3.0 V, Temp = 25 °C, f
ADCK
= 1.0 MHz unless otherwise stated. Typical values are for
reference only and are not tested in production.
2. DC potential difference.
3. For packages without dedicated VREFH and VREFL pins, V
REFH
is internally tied to V
DDA
, and V
REFL
is internally tied to
V
SSA
.
4. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best
results. The results in this data sheet were derived from a system which has < 8 Ω analog source resistance. The R
AS
/C
AS
time constant should be kept to < 1ns.
5. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
6. For guidelines and examples of conversion rate calculation, download the
KL24 Sub-Family Data Sheet Data Sheet, Rev. 3, 9/19/2012.
Freescale Semiconductor, Inc.
31