欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8347ECVVAGDB 参数 Datasheet PDF下载

MPC8347ECVVAGDB图片预览
型号: MPC8347ECVVAGDB
PDF下载: 下载PDF文件 查看货源
内容描述: MPC8347EA的PowerQUICC II Pro整合型主机处理器的硬件规格 [MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications]
分类和应用: 外围集成电路PC时钟
文件页数/大小: 99 页 / 727 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第3页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第4页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第5页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第6页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第8页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第9页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第10页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第11页  
Electrical Characteristics  
2.1.1  
Absolute Maximum Ratings  
Table 1 provides the absolute maximum ratings.  
1
Table 1. Absolute Maximum Ratings  
Parameter  
Symbol  
Max Value  
Unit  
Notes  
Core supply voltage  
PLL supply voltage  
VDD  
–0.3 to 1.32 (1.36 max  
for 667-MHz core  
frequency)  
V
AVDD  
GVDD  
–0.3 to 1.32 (1.36 max  
for 667-MHz core  
frequency)  
V
V
DDR and DDR2 DRAM I/O voltage  
–0.3 to 2.75  
–0.3 to 1.98  
Three-speed Ethernet I/O, MII management voltage  
LVDD  
–0.3 to 3.63  
–0.3 to 3.63  
V
V
PCI, local bus, DUART, system control and power management, I2C,  
and JTAG I/O voltage  
OVDD  
Input voltage  
DDR DRAM signals  
MVIN  
MVREF  
LVIN  
–0.3 to (GVDD + 0.3)  
–0.3 to (GVDD + 0.3)  
–0.3 to (LVDD + 0.3)  
–0.3 to (OVDD + 0.3)  
V
V
V
V
2, 5  
2, 5  
4, 5  
3, 5  
DDR DRAM reference  
Three-speed Ethernet signals  
Local bus, DUART, CLKIN, system control and  
power management, I2C, and JTAG signals  
OVIN  
PCI  
OVIN  
TSTG  
–0.3 to (OVDD + 0.3)  
–55 to 150  
V
6
Storage temperature range  
°C  
Notes:  
1
Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and  
functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause  
permanent damage to the device.  
2
3
4
5
Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during  
power-on reset and power-down sequences.  
Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during  
power-on reset and power-down sequences.  
Caution: LVIN must not exceed LVDD by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on  
reset and power-down sequences.  
(M,L,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.  
6 OVIN on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as  
shown in Figure 3.  
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12  
Freescale Semiconductor  
7