欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8572EVTARLB 参数 Datasheet PDF下载

MPC8572EVTARLB图片预览
型号: MPC8572EVTARLB
PDF下载: 下载PDF文件 查看货源
内容描述: MPC8572E的PowerQUICC III集成处理器硬件规格 [MPC8572E PowerQUICC III Integrated Processor Hardware Specifications]
分类和应用: 外围集成电路PC时钟
文件页数/大小: 140 页 / 1412 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8572EVTARLB的Datasheet PDF文件第46页浏览型号MPC8572EVTARLB的Datasheet PDF文件第47页浏览型号MPC8572EVTARLB的Datasheet PDF文件第48页浏览型号MPC8572EVTARLB的Datasheet PDF文件第49页浏览型号MPC8572EVTARLB的Datasheet PDF文件第51页浏览型号MPC8572EVTARLB的Datasheet PDF文件第52页浏览型号MPC8572EVTARLB的Datasheet PDF文件第53页浏览型号MPC8572EVTARLB的Datasheet PDF文件第54页  
Ethernet Management Interface Electrical Characteristics
Table 41. eTSEC IEEE 1588 AC Timing Specifications (continued)
At recommended operating conditions with LV
DD
/TV
DD
of 3.3 V ± 5% or 2.5 V ± 5%
Parameter/Condition
TSEC_1588_CLK_OUT duty cycle
TSEC_1588_PULSE_OUT
TSEC_1588_TRIG_IN pulse width
Symbol
t
T1588CLKOTH
/t
T1588CLKOUT
t
T1588OV
t
T1588TRIGH
Min
30
0.5
2*t
T1588CLK_MAX
Typ
50
Max
70
3.0
Unit
%
ns
ns
Note
2
Note:
1.When TMR_CTRL[CKSEL] is set as ‘00’, the external TSEC_1588_CLK input is selected as the 1588 timer reference clock
source, with the timing defined in
Table 41,
“eTSEC IEEE 1588 AC Timing Specifications.” The maximum value of t
T1588CLK
is defined in terms of T
TX_CLK
, that is the maximum clock cycle period of the equivalent interface speed that the eTSEC1
port is running at. When eTSEC1 is configured to operate in the parallel mode, the T
is the maximum clock period
of the TSEC1_TX_CLK. When eTSEC1 operates in SGMII mode, the maximum value of t
T1588CLK
is defined in terms of
the recovered clock from SGMII SerDes. For example, for SGMII 10/100/1000 Mbps modes, the maximum value of
t
T1588CLK
is 3600, 360, 72 ns respectively. See the
MPC8572E PowerQUICC™ III Integrated Communications Processor
Reference Manual
for detailed description of TMR_CTRL registers.
2. It needs to be at least two times of the clock period of the clock selected by TMR_CTRL[CKSEL].
9
Ethernet Management Interface Electrical
Characteristics
The electrical characteristics specified here apply to MII management interface signals ECn_MDIO
(management data input/output) and ECn_MDC (management data clock). The electrical characteristics
for GMII, SGMII, RGMII, RMII, TBI and RTBI are specified in “Section
8, “Ethernet: Enhanced
Three-Speed Ethernet (eTSEC).”
9.1
MII Management DC Electrical Characteristics
The ECn_MDC and ECn_MDIO are defined to operate at a supply voltage of 3.3 V or 2.5 V. The DC
electrical characteristics for ECn_MDIO and ECn_MDC are provided in
Table 42
and
Table 43.
Table 42. MII Management DC Electrical Characteristics(LV
=3.3 V)
Parameter
Supply voltage (3.3 V)
Output high voltage
(LV
DD
/TV
DD
= Min, I
OH
= –1.0 mA)
Output low voltage
(LV
DD
/TV
DD
=Min, I
OL
= 1.0 mA)
Input high voltage
Input low voltage
Input high current
(LV
DD
/TV
DD
= Max, V
IN 3
= 2.1 V)
Symbol
LV
DD
/TV
DD
V
OH
V
OL
V
IH
V
IL
I
IH
Min
3.13
2.10
GND
2.0
Max
3.47
OV
DD
+ 0.3
0.50
0.90
40
Unit
V
V
V
V
V
μA
Notes
1, 2
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
50
Freescale Semiconductor