欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1559-CBE2 参数 Datasheet PDF下载

GS1559-CBE2图片预览
型号: GS1559-CBE2
PDF下载: 下载PDF文件 查看货源
内容描述: GS1559 HD- LINX -TM II多速率解串器,带环通电缆驱动器 [GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路
文件页数/大小: 74 页 / 1142 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1559-CBE2的Datasheet PDF文件第52页浏览型号GS1559-CBE2的Datasheet PDF文件第53页浏览型号GS1559-CBE2的Datasheet PDF文件第54页浏览型号GS1559-CBE2的Datasheet PDF文件第55页浏览型号GS1559-CBE2的Datasheet PDF文件第57页浏览型号GS1559-CBE2的Datasheet PDF文件第58页浏览型号GS1559-CBE2的Datasheet PDF文件第59页浏览型号GS1559-CBE2的Datasheet PDF文件第60页  
GS1559 Data Sheet  
4.10.5.5 Line Based CRC Error Detection  
The GS1559 will calculate line based CRC words for HD video signals for both the  
Y and C data channels. These calculated CRC values are compared with the  
received CRC values and any mismatch is flagged in the YCRC_ERR and/or  
CCRC_ERR bits of the ERROR_STATUS register.  
Line based CRC error flags will only be generated when the device is operating in  
HD mode, (SD/HD = LOW).  
If a CRC error is detected in the Y channel, the YCRC_ERR bit in the error status  
register will be set HIGH. If a CRC error is detected in the C channel, the  
CCRC_ERR bit in the error status register is set HIGH. Y and C CRC errors will  
also be generated if CRC values are not received.  
4.10.5.6 HD Line Number Error Detection  
When operating in HD mode, the GS1559 will calculate line numbers based on the  
timing generated by the internal flywheel. These calculated line numbers are  
compared with the received line numbers for the Y channel data and any mismatch  
is flagged in the LNUM_ERR bit of the ERROR_STATUS.  
Line number errors will also be generated if line number values are not received.  
4.10.5.7 TRS Error Detection  
TRS errors flags are generated by the GS1559 when:  
1. The received TRS timing does not correspond to the internal flywheel timing;  
or  
2. The received TRS hamming codes are incorrect.  
Both 8-bit and 10-bit SAV and EAV TRS words are checked for timing and data  
integrity errors. These are flagged via the SAV_ERR and/or EAV_ERR bits of the  
ERROR_STATUS register.  
Timing-based TRS errors will only be generated if the FW_EN/DIS pin is set HIGH.  
NOTE: In HD mode, (SD/HD = LOW), only the Y channel TRS codes will be  
checked for errors.  
30572 - 4 July 2005  
56 of 74