PX3511A, PX3511B
driver current can be estimated with Equations 2 and 3,
respectively,
P
Qg_TOT
=
P
Qg_Q1
+
P
Qg_Q2
+
I
Q
•
VCC
Q
G1
-
P
Qg_Q1
= --------------------------------------
•
F
SW
•
N
Q1
V
GS1
Q
G2
•
LVCC
2
-
P
Qg_Q2
= -------------------------------------
•
F
SW
•
N
Q2
V
GS2
•
UVCC
2
(EQ. 2)
R
HI1
R
LO1
G
R
G1
R
GI1
C
GS
S
PHASE
Q1
UVCC
BOOT
D
C
GD
C
DS
FIGURE 3. TYPICAL UPPER-GATE DRIVE TURN-ON PATH
⎛
Q
G1
•
UVCC
•
N
Q1
Q
G2
•
LVCC
•
N
Q2
⎞
-
-
I
DR
=
⎜
----------------------------------------------------- + ----------------------------------------------------
⎟ •
F
SW
+
I
Q
V
GS1
V
GS2
⎝
⎠
(EQ. 3)
LVCC
D
C
GD
R
HI2
R
LO2
G
R
G2
R
GI2
C
GS
S
Q2
C
DS
where the gate charge (Q
G1
and Q
G2
) is defined at a
particular gate to source voltage (V
GS1
and V
GS2
) in the
corresponding MOSFET datasheet; I
Q
is the driver’s total
quiescent current with no load at both drive outputs; N
Q1
and N
Q2
are number of upper and lower MOSFETs,
respectively; UVCC and LVCC are the drive voltages for
both upper and lower FETs, respectively. The I
Q*
VCC
product is the quiescent power of the driver without
capacitive load and is typically 116mW at 300kHz.
The total gate drive power losses are dissipated among the
resistive components along the transition path. The drive
resistance dissipates a portion of the total gate drive power
losses, the rest will be dissipated by the external gate
resistors (R
G1
and R
G2
) and the internal gate resistors
(R
GI1
and R
GI2
) of MOSFETs. Figures 3 and 4 show the
typical upper and lower gate drives turn-on transition path.
The power dissipation on the driver can be roughly
estimated as:
P
DR
=
P
DR_UP
+
P
DR_LOW
+
I
Q
•
VCC
R
LO1
R
HI1
⎛
⎞
P
Qg_Q1
-
P
DR_UP
=
⎜
-------------------------------------- + ---------------------------------------
⎟ •
---------------------
2
⎝
R
HI1
+
R
EXT1
R
LO1
+
R
EXT1
⎠
R
LO2
R
HI2
⎛
⎞
P
Qg_Q2
-
P
DR_LOW
=
⎜
-------------------------------------- + ---------------------------------------
⎟ •
---------------------
2
⎝
R
HI2
+
R
EXT2
R
LO2
+
R
EXT2
⎠
R
GI1
R
EXT1
=
R
G1
+ -------------
N
Q1
FIGURE 4. TYPICAL LOWER-GATE DRIVE TURN-ON PATH
Layout Considerations
For heat spreading, place copper underneath the IC whether
it has an exposed pad or not. The copper area can be
extended beyond the bottom area of the IC and/or
connected to buried copper plane(s) with thermal vias. This
combination of vias for vertical heat escape, extended
copper plane, and buried planes for heat spreading allows
the IC to achieve its full thermal potential.
Place each channel power component as close to each
other as possible to reduce PCB copper losses and PCB
parasitics: shortest distance between DRAINs of upper FETs
and SOURCEs of lower FETs; shortest distance between
DRAINs of lower FETs and the power ground. Thus, smaller
amplitudes of positive and negative ringing are on the
switching edges of the PHASE node. However, some space
in between the power components is required for good
airflow. The traces from the drivers to the FETs should be
kept short and wide to reduce the inductance of the traces
and to promote clean drive signals.
(EQ. 4)
R
GI2
R
EXT2
=
R
G2
+ -------------
N
Q2
8
FN6462.0
February 26, 2007
INTERSIL [ INTERSIL CORPORATION ]
