MC74LVXT4051MG 参数 Datasheet PDF下载

MC74LVXT4051

FUNCTION TABLE

V

CC

16

X2

15

X1

14

X0

13

X3

12

A

11

B

10

C

9

Control Inputs

Enable

L

L

L

L

L

L

L

L

H

X = Don’t Care

C

L

L

L

L

H

H

H

H

X

Select

B

A

L

L

H

H

L

L

H

H

X

L

H

L

H

L

H

L

H

X

ON Channels

X0

X1

X2

X3

X4

X5

X6

X7

NONE

1

X4

2

X6

3

X

4

X7

5

6

7

8

X5 Enable V

EE

GND

Figure 1. Pin Connection and Marking Diagram

(Top View)

X0

X1

X2

ANALOG

INPUTS/OUTPUTS

13

14

15

3

MULTIPLEXER/

DEMULTIPLEXER

X

COMMON

OUTPUT/INPUT

X3 12

1

X4

5

X5

X6 2

X7

4

A 11

CHANNEL

10

B

SELECT INPUTS

9

C

6

ENABLE

PIN 16 = V

CC

PIN 8 = GND

PIN 7 = V

EE

Figure 2. Logic Diagram

Single−Pole, 8−Position Plus Common Off

ORDERING INFORMATION

Device

MC74LVXT4051D

MC74LVXT4051DG

MC74LVXT4051DR2

MC74LVXT4051DR2G

MC74LVXT4051DT

MC74LVXT4051DTR2

MC74LVXT4051M

MC74LVXT4051MG

MC74LVXT4051MEL

MC74LVXT4051MELG

Package

SOIC−16

SOIC−16

(Pb−Free)

SOIC−16

SOIC−16

(Pb−Free)

TSSOP−16*

TSSOP−16*

SOEIAJ−16

SOEIAJ−16

(Pb−Free)

SOEIAJ−16

SOEIAJ−16

(Pb−Free)

Shipping

†

48 Units / Rail

48 Units / Rail

2500 Tape & Reel

2500 Tape & Reel

96 Units / Rail

2500 Tape & Reel

50 Units / Rail

50 Units / Rail

2000 Tape & Reel

2000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

*This package is inherently Pb−Free.

http://onsemi.com

2