欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28405OC-3T 参数 Datasheet PDF下载

CY28405OC-3T图片预览
型号: CY28405OC-3T
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟合成器与差分SRC和CPU输出 [Clock Synthesizer with Differential SRC and CPU Outputs]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 16 页 / 202 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28405OC-3T的Datasheet PDF文件第6页浏览型号CY28405OC-3T的Datasheet PDF文件第7页浏览型号CY28405OC-3T的Datasheet PDF文件第8页浏览型号CY28405OC-3T的Datasheet PDF文件第9页浏览型号CY28405OC-3T的Datasheet PDF文件第11页浏览型号CY28405OC-3T的Datasheet PDF文件第12页浏览型号CY28405OC-3T的Datasheet PDF文件第13页浏览型号CY28405OC-3T的Datasheet PDF文件第14页  
CY28405-3  
FS_A, FS_B  
VTT_PWRGD#  
PWRGD_VRM  
0.2-0.3mS  
Delay  
Wait for  
VTT_PWRGD#  
Device is not affected,  
VTT_PWRGD# is ignored  
Sample Sels  
State 2  
VDD Clock Gen  
Clock State  
State 0  
Off  
State 1  
State 3  
On  
Clock Outputs  
Clock VCO  
On  
Off  
Figure 5. VTT_PWRGD# Timing Diagram  
S2  
S1  
VTT_PWRGD# = Low  
Delay  
>0.25mS  
Sample  
Inputs straps  
VDD_A = 2.0V  
Wait for <1.8ms  
S0  
S3  
VDD_A = off  
Normal  
Operation  
Enable Outputs  
Power Off  
VTT_PWRGD# = toggle  
Figure 6. Clock Generator Power-up/Run State Diagram  
Rev 1.0,November 22, 2006  
Page 10 of 16