欢迎访问ic37.com |
会员登录 免费注册
发布采购

XCV405E-6FG676C 参数 Datasheet PDF下载

XCV405E-6FG676C图片预览
型号: XCV405E-6FG676C
PDF下载: 下载PDF文件 查看货源
内容描述: FPGA产品将打 [FPGA ]
分类和应用:
文件页数/大小: 20 页 / 239 K
品牌: ETC [ ETC ]
 浏览型号XCV405E-6FG676C的Datasheet PDF文件第1页浏览型号XCV405E-6FG676C的Datasheet PDF文件第3页浏览型号XCV405E-6FG676C的Datasheet PDF文件第4页浏览型号XCV405E-6FG676C的Datasheet PDF文件第5页浏览型号XCV405E-6FG676C的Datasheet PDF文件第6页浏览型号XCV405E-6FG676C的Datasheet PDF文件第7页浏览型号XCV405E-6FG676C的Datasheet PDF文件第8页浏览型号XCV405E-6FG676C的Datasheet PDF文件第9页  
Virtex™-E 1.8 V Extended Memory Field Programmable Gate Arrays
R
Recommended Operating Conditions
Symbol
V
CCINT
V
CCO
T
IN
Description
Internal Supply voltage relative to GND, T
J
= –40
°
C to +100
°
C
Supply voltage relative to GND, T
J
= 0
°
C to +85
°
C
Input signal transition time
Supply voltage relative to GND, T
J
= –40
°
C to +100
°
C
Internal Supply voltage relative to GND, T
J
= 0
°
C to +85
°
C
Commercial
Industrial
Commercial
Industrial
Min
1.8 – 5%
1.8 – 5%
1.2
1.2
Max
1.8 + 5%
1.8 + 5%
3.6
3.6
250
Units
V
V
V
V
ns
DC Characteristics Over Recommended Operating Conditions
Symbol
V
DRINT
V
DRIO
I
CCINTQ
I
CCOQ
I
L
C
IN
I
RPU
I
RPD
Description
1
Data Retention V
CCINT
Voltage
(below which configuration data might be lost)
Data Retention V
CCO
Voltage
(below which configuration data might be lost)
Quiescent V
CCINT
supply current
1
Quiescent V
CCO
supply current
1
Input or output leakage current
Input capacitance (sample tested)
BGA, PQ, HQ, packages
Device
All
All
XCV405E
XCV812E
XCV405E
XCV812E
All
All
All
Note 2
Note 2
–10
Min
1.5
1.2
400
500
2
2
+10
8
0.25
0.25
Max
Units
V
V
mA
mA
mA
mA
m
A
pF
mA
mA
Pad pull-up (when selected) @ V
in
= 0 V, V
CCO
= 3.3 V (sample tested)
Pad pull-down (when selected) @ V
in
= 3.6 V (sample tested)
Notes:
1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors
do not guarantee valid logic levels when input pins are connected to other circuits.
Power-On Power Supply Requirements
Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual
current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal
power supply voltage of the device
1
from 0 V. The fastest suggested ramp rate is 0 V to nominal voltage in 2 ms and the
slowest allowed ramp rate is 0 V to nominal voltage in 50 ms.
Product (Commercial Grade)
XCV50E - XCV600E
XCV812E - XCV2000E
XCV2600E - XCV3200E
Virtex-E Family, Industrial Grade
Description
2
Minimum required current supply
Minimum required current supply
Minimum required current supply
Minimum required current supply
Current Requirement
3
500 mA
1A
1.2 A
2A
Notes:
1. Ramp rate used for this specification is from 0 - 1.8 V DC. Peak current occurs on or near the internal power-on reset threshold and
lasts for less than 3 ms.
2. Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
3. Larger currents might result if ramp rates are forced to be faster.
Module 3 of 4
2
1-800-255-7778
DS025-3 (v2.1) February 1, 2002