欢迎访问ic37.com |
会员登录 免费注册
发布采购

全新 原装 现货 热卖 ICS8543BGILF

日期:2018-7-2类别:会员资讯 阅读:152 (来源:互联网)
公司:
飞弛宏元器件
联系人:
陈颖
手机:
18926045797
电话:
0755-82730080
传真:
0755-82730080
QQ:
2334060082
地址:
深圳市福田区华强北街道海外装饰大厦A座16楼

ICS8543BGILF.jpg" src="https://uploadfile.ic37.com/uploadfile/member_news/2018-07-02/356640a5-6edf-419b-b12d-b50cb6b4ed59.jpg" />

Features• Four differential LVDS output pairs• Selectable differential CLK, nCLK or LVPECL clock inputs• CLK, nCLK pair can accept the following differential input levels:LVPECL, LVDS, LVHSTL, SSTL, HCSL• PCLK, nPCLK pair can accept the following differential inputlevels: LVPECL, CML, SSTL• Maximum output frequency: 800MHz• Translates any single-ended input signals to LVDS levels withresistor bias on nCLK input• Additive phase jitter, RMS: 0.164ps (typical)• Output skew: 40ps (maximum)• Part-to-part skew: 500ps (maximum)• Propagation delay: 2.6ns (maximum)• Full 3.3V supply mode• 0°C to 70°C ambient operating temperature• Available in both standard (RoHS 5) and lead-free (RoHS 6)packages


General DescriptionThe ICS8543 is a low skew, high performance 1-to-4Differential-to-LVDS Clock Fanout Buffer. Utilizing Low VoltageDifferential Signaling (LVDS) the ICS8543 provides a low power, lownoise, solution for distributing clock signals over controlledimpedances of 100Ω. The ICS8543 has two selectable clock inputs.The CLK, nCLK pair can accept most standard differential inputlevels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTLinput levels. The clock enable is internally synchronized to eliminaterunt pulses on the outputs during asynchronousassertion/deassertion of the clock enable pin.Guaranteed output and part-to-part skew characteristics make theICS8543 ideal for those applications demanding well definedperformance and repeatability.


专业代理,全新到货,大量现货欢迎询问!!!
质优价廉,品质保证!

批号:无铅环保
专业代理全线产品,优势的进货渠道,专业的销售团队,一手货源,全国最低价供应!
为您提供专业、快捷、可靠的产品

深圳飞弛宏科技有限公司

联 系 人: 李先生  13662688167

电话: 0755-83521389   传真:0755-83502530


公司地址:深圳市福田区振华路122号海外装饰大厦1606室