欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24165SMG-2.7 参数 Datasheet PDF下载

X24165SMG-2.7图片预览
型号: X24165SMG-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的2线串行E2PROM带座LockTM保护 [Advanced 2-Wire Serial E2PROM with Block LockTM Protection]
分类和应用: 可编程只读存储器
文件页数/大小: 17 页 / 291 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X24165SMG-2.7的Datasheet PDF文件第1页浏览型号X24165SMG-2.7的Datasheet PDF文件第2页浏览型号X24165SMG-2.7的Datasheet PDF文件第4页浏览型号X24165SMG-2.7的Datasheet PDF文件第5页浏览型号X24165SMG-2.7的Datasheet PDF文件第6页浏览型号X24165SMG-2.7的Datasheet PDF文件第7页浏览型号X24165SMG-2.7的Datasheet PDF文件第8页浏览型号X24165SMG-2.7的Datasheet PDF文件第9页  
X24165
DEVICE OPERATION
The X24165 supports a bidirectional bus oriented pro-
tocol. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device as
the receiver. The device controlling the transfer is a
master and the device being controlled is the slave. The
master will always initiate data transfers, and provide
the clock for both transmit and receive operations.
Therefore, the X24165 will be considered a slave in all
Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. Refer to
Figures 1 and 2.
Start Condition
All command are preceded by the start condition, which
is a HIGH to LOW transition of SDA when SCL is
HIGH. The X24165 continuously monitors the SDA and SCL
lines for the start condition and will not respond to
applications.
any command until this condition has been met.
Figure 1. Data Validity
SCL
SDA
DATA STABLE
DATA
CHANGE
6551 ILL F04
N
otes:
(5) Typical values are for T
A
= 25°C and nominal supply voltage (5V)
(6) t
WR
is the minimum cycle time from the system perspective when polling techniques are not used. It is the maximum
the device requires to perform the internal write operation.
Figure 2. Definition of Start and Stop
SCL
SDA
START BIT
STOP BIT
6551 ILL F05
3