欢迎访问ic37.com |
会员登录 免费注册
发布采购

ISPLSI1032-80LT 参数 Datasheet PDF下载

ISPLSI1032-80LT图片预览
型号: ISPLSI1032-80LT
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度可编程逻辑 [High-Density Programmable Logic]
分类和应用: 可编程逻辑
文件页数/大小: 19 页 / 259 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号ISPLSI1032-80LT的Datasheet PDF文件第2页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第3页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第4页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第5页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第7页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第8页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第9页浏览型号ISPLSI1032-80LT的Datasheet PDF文件第10页  
Specifications
ispLSI and pLSI 1032
Internal Timing Parameters
1
2
PARAMETER
#
DESCRIPTION
-90
-80
-60
UNITS
MIN. MAX. MIN. MAX. MIN. MAX.
USE 1032E-80 FO
R NEW DESIGNS
23
24
25
26
I/O Register Hold Time after Clock
I/O Register Clock to Out Delay
I/O Register Reset to Out Delay
Dedicated Input Delay
2.1
1.0
USE 1032E-70 FO
R NEW DESIGNS
Inputs
t
iobp
t
iolat
t
iosu
t
ioh
t
ioco
t
ior
t
din
GRP
t
grp1
t
grp4
t
grp8
t
grp12
t
grp16
t
grp32
GLB
t
4ptbp
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gr
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
20
21
22
I/O Register Bypass
I/O Latch Delay
I/O Register Setup Time before Clock
4.8
1.6
2.4
2.4
2.8
3.2
5.5
2.0
3.0
3.0
2.5
4.0
7.3
1.3
2.7
4.0
4.0
3.3
5.3
ns
ns
ns
ns
ns
ns
ns
27
28
29
30
31
32
GRP Delay, 1 GLB Load
GRP Delay, 4 GLB Loads
GRP Delay, 8 GLB Loads
GRP Delay, 12 GLB Loads
GRP Delay, 16 GLB Loads
GRP Delay, 32 GLB Loads
1.2
1.6
2.4
3.0
3.6
6.4
1.5
2.0
3.0
3.8
4.5
8.0
2.0
2.7
4.0
5.0
6.0
10.6
ns
ns
ns
ns
ns
ns
33
34
35
36
37
38
39
40
41
42
43
44
4 Product Term Bypass Path Delay
1 Product Term/XOR Path Delay
20 Product Term/XOR Path Delay
XOR Adjacent Path Delay
3
GLB Register Bypass Delay
GLB Register Setup Time before Clock
GLB Register Hold Time after Clock
GLB Register Clock to Output Delay
GLB Register Reset to Output Delay
GLB Product Term Reset to Register Delay
GLB Product Term Output Enable to I/O Cell Delay
GLB Product Term Clock Delay
5.2
5.7
7.0
8.2
0.8
6.5
7.0
8.0
9.5
1.0
1.3
6.0
4.6
8.6
9.3
10.6
12.7
1.3
2.7
3.3
13.3
12.0
9.9
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1.2
3.6
2.8
1.0
4.5
3.5
1.6
2.0
8.0
7.8
6.0
2.0
2.5
9.0
7.5
10.0
45
46
ORP Delay
ORP Bypass Delay
2.4
0.4
2.5
0.5
3.3
0.7
ns
ns
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
6
1996 ISP Encyclopedia