128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory
Common Flash Interface
Table 47: Device Geometry (Continued)
Hex
Offset
28h
Length Description
2
Flash device interface code assignment:
n
such that n +
1 specifies the bit field that represents the device
width capabilities as described here:
bit 0: x8
bit 1: x16
bit 2: x32
bit 3: x64
bits 4–7: –
bits 8–15: –
n
such that maximum number of bytes in write buffer
= 2
n
Number of erase block regions (x) within the device:
x = 0 indicates no erase blocking; the device erases in
bulk
x specifies the number of device regions with one or
more contiguous, same-size erase blocks
Symmetrically blocked partitions have one blocking re-
gion
Erase block region 1 information:
bits 0–15 = y, y + 1 = number of identical-size erase
blocks
bits 16–31 = z, region erase block(s) size are z x 256
bytes
Erase block region 2 information:
bits 0–15 = y, y + 1 = number of identical-size erase
blocks
bits 16–31 = z, region erase block(s) size are z x 256
bytes
Reserved for future erase block region information
Note:
1. See the bit field table.
Address
28:
29:
Hex
Code
- -01
- -00
ASCII Value
(DQ[7:0])
x16
2Ah
2Ch
2
1
2Ah
2Bh
2Ch
- -0A
- -00
1024
(page 0
)
2Dh
4
2D:
30:
(page 0
)
31h
4
31:
34:
(page 0
)
35h
4
35:
38:
(page 0
)
Table 48: Block Region Map Information
128Mb
Address
27:
28:
29:
2A:
2B:
2C:
Bottom
- -18
- -01
- -00
- -0A
- -00
- -01
Top
--
--
--
--
--
--
- -19
- -01
- -00
- -0A
- -00
- -01
256Mb
Bottom
Top
--
--
--
--
--
--
- -1A
- -01
- -00
- -0A
- -00
- -01
512Mb
Bottom
Top
--
--
--
--
--
--
Bottom
- -1B
- -01
- -00
- -0A
- -00
- -01
1Gb
Top
--
--
--
--
--
--
PDF: 09005aef8448483a
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN
84
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
