欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT45W4MW16B 参数 Datasheet PDF下载

MT45W4MW16B图片预览
型号: MT45W4MW16B
PDF下载: 下载PDF文件 查看货源
内容描述: 64Mbit的PSRAM使用以及SRAM, VBGA54足迹 [64Mbit psram use as well as sram,VBGA54 footprint]
分类和应用: 静态存储器
文件页数/大小: 61 页 / 970 K
品牌: MICROTUNE [ MICROTUNE,INC ]
 浏览型号MT45W4MW16B的Datasheet PDF文件第28页浏览型号MT45W4MW16B的Datasheet PDF文件第29页浏览型号MT45W4MW16B的Datasheet PDF文件第30页浏览型号MT45W4MW16B的Datasheet PDF文件第31页浏览型号MT45W4MW16B的Datasheet PDF文件第33页浏览型号MT45W4MW16B的Datasheet PDF文件第34页浏览型号MT45W4MW16B的Datasheet PDF文件第35页浏览型号MT45W4MW16B的Datasheet PDF文件第36页  
64Mb: 4 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Electrical Characteristics
Table 12:
Description
Input Capacitance
Input/Output Capacitance (DQ)
Capacitance
Conditions
T
C
= +25ºC; f = 1 MHz;
V
IN
= 0V
Symbol
C
IN
C
IO
Min
2.0
2.5
Max
6
6
Units
pF
pF
Notes
Notes: 1. These parameters are verified in device characterization and are not 100 percent tested.
Figure 24:
AC Input/Output Reference Waveform
V
CC
Q
Input
1
V
CC
/2
2
Test Points
V
CC
Q/2
3
Output
V
SS
Q
Notes: 1. AC test inputs are driven at V
CC
Q for a logic 1 and V
SS
Q for a logic 0. Input rise and fall
times (10% to 90%) < 1.6ns.
2. Input timing begins at V
CC
/2. Due to the possibility of a difference between V
CC
and V
CC
Q,
the input test point may not be shown to scale.
3. Output timing ends at V
CC
Q/2.
Figure 25:
Output Load Circuit
VccQ
R1
DUT
30pF
R2
Test Point
Note:
All tests are performed with the outputs configured for full drive strength (BCR[5] = 0).
Table 13:
Output Load Circuit
V
CC
Q
1.8V
2.5V
3.0V
R1/R2
2.7KΩ
3.7KΩ
4.5KΩ
PDF: 09005aef80be1fbd/Source: 09005aef80be2036
Burst CellularRAM_2.fm - Rev. G 10/05 EN
32
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.