欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8930C 参数 Datasheet PDF下载

MT8930C图片预览
型号: MT8930C
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS ST- BUS⑩家庭用户网络接口电路的初步信息 [CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Preliminary Information]
分类和应用: 网络接口
文件页数/大小: 36 页 / 685 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8930C的Datasheet PDF文件第1页浏览型号MT8930C的Datasheet PDF文件第2页浏览型号MT8930C的Datasheet PDF文件第3页浏览型号MT8930C的Datasheet PDF文件第4页浏览型号MT8930C的Datasheet PDF文件第6页浏览型号MT8930C的Datasheet PDF文件第7页浏览型号MT8930C的Datasheet PDF文件第8页浏览型号MT8930C的Datasheet PDF文件第9页  
Preliminary Information
Functional Description
The MT8930C Subscriber Network Interface Circuit
(SNIC) is a multifunction transceiver providing a
complete interface to the S/T Reference Point as
specified in ETS 300-012, CCITT Recommendation
I.430 and ANSI T1.605. Implementing both
point-to-point and point-to-multipoint voice/data
transmission, the SNIC may be used at either end of
the digital subscriber loop. A programmable digital
interface allows the MT8930C to be configured as a
Network Termination (NT) or as a Terminal
Equipment (TE) device.
The SNIC supports 192 kbit/s (2B+D + overhead) full
duplex data transmission on a 4-wire balanced
transmission line. Transmission capability for both B
and D channels, as well as related timing and
synchronization functions, are provided on chip. The
signalling capability and procedures necessary to
enable customer terminals (TEs) to be activated and
deactivated, form part of the MT8930C’s
functionality. The SNIC handles D-channel resource
allocation and prioritization for access contention
resolution and signalling requirements in passive bus
line configurations. Control and status information
MT8930C
allows implementation of maintenance functions and
monitoring of the device and the subscriber loop.
An HDLC transceiver is included on the SNIC for link
access protocol handling via the D-channel.
Depacketized data is passed to and from the
transceiver via the microprocessor port. Two 19 byte
deep FIFOs, one for transmit and one for receive,
are provided to buffer the data. The HDLC block can
be set up to transmit or receive to/from either the
S-interface port or the ST-BUS port. Further, the
transmit destination and receive source can be
independently selected, e.g., transmit to S-interface
while receiving from ST-BUS. The transmit and
receive paths can be separately enabled or disabled.
Both, one and two byte address recognition is
supported by the SNIC. A transparent mode allows
data to be passed directly to the D channel without
being packetized.
A block diagram of the MT8930C is shown in Figure
1. The SNIC has three interface ports: a 4-wire
CCITT compatible S/T interface (subscriber loop
interface), a 2048 kbit/s ST-BUS serial port, and a
general purpose parallel microprocessor port. This
8-bit parallel port is compatible with both Motorola or
CONTROLLER MODE
NT MODE
HALF
C4bi
F0bi
F0od
DSTi
DSTo
Cmode
NT
R/W/WR
DS/RD
AS/ALE
CS
IRQ, NDA
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDD
VBias
LTx
LRx
STAR
Rsti
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
HALF
C4bo
F0bo
F0od
DSTi
DSTo
Cmode
CK
R/W/WR
DS/RD
AS/ALE
CS
IRQ, NDA
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
TE MODE
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDD
VBias
LTx
LRx
Rsto
Rsti
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
AA
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
AA
CONTROLLERLESS MODE
NT MODE
HALF
C4bi
F0bi
F0od
DSTi
DSTo
Cmode
NT
AFT
DinB
P/SC
IC
IC
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDD
VBias
LTx
LRx
STAR
Rsti
DR
AR
M/Si
MCHo
MFRi
SYNC/BA
IS1
IS0
HALF
C4bo
F0bo
F0od
DSTi
DSTo
Cmode
CK
PRI
DinB
P/SC
DReq
DCack
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
TE MODE
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDD
VBias
LTx
LRx
Rsto
Rsti
DR
AR
M/So
MCHi
MFRo
SYNC/BA
IS1
IS0
Figure 3 - SNIC Pin Connections in Various Modes
9-39