欢迎访问ic37.com |
会员登录 免费注册
发布采购

K4S641632F-TL75 参数 Datasheet PDF下载

K4S641632F-TL75图片预览
型号: K4S641632F-TL75
PDF下载: 下载PDF文件 查看货源
内容描述: 64Mbit的SDRAM 1M X 16Bit的×4银行同步DRAM LVTTL [64Mbit SDRAM 1M x 16Bit x 4 Banks Synchronous DRAM LVTTL]
分类和应用: 动态存储器
文件页数/大小: 11 页 / 135 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号K4S641632F-TL75的Datasheet PDF文件第1页浏览型号K4S641632F-TL75的Datasheet PDF文件第2页浏览型号K4S641632F-TL75的Datasheet PDF文件第3页浏览型号K4S641632F-TL75的Datasheet PDF文件第4页浏览型号K4S641632F-TL75的Datasheet PDF文件第6页浏览型号K4S641632F-TL75的Datasheet PDF文件第7页浏览型号K4S641632F-TL75的Datasheet PDF文件第8页浏览型号K4S641632F-TL75的Datasheet PDF文件第9页  
K4S641632F  
CMOS SDRAM  
ABSOLUTE MAXIMUM RATINGS  
Parameter  
Voltage on any pin relative to Vss  
Voltage on VDD supply relative to Vss  
Storage temperature  
Symbol  
VIN, VOUT  
VDD, VDDQ  
TSTG  
Value  
-1.0 ~ 4.6  
-1.0 ~ 4.6  
-55 ~ +150  
1
Unit  
V
V
°C  
W
Power dissipation  
PD  
Short circuit current  
IOS  
50  
mA  
Note :  
Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.  
Functional operation should be restricted to recommended operating condition.  
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.  
DC OPERATING CONDITIONS  
Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70°C)  
Parameter  
Supply voltage  
Symbol  
VDD, VDDQ  
VIH  
Min  
3.0  
2.0  
-0.3  
2.4  
-
Typ  
Max  
3.6  
Unit  
V
Note  
3.3  
Input logic high voltage  
Input logic low voltage  
Output logic high voltage  
Output logic low voltage  
Input leakage current  
3.0  
VDD+0.3  
0.8  
V
1
VIL  
0
-
V
2
VOH  
-
V
IOH = -2mA  
IOL = 2mA  
3
VOL  
-
0.4  
V
ILI  
-10  
-
10  
uA  
Notes :  
1. VIH (max) = 5.6V AC. The overshoot voltage duration is £ 3ns.  
2. VIL (min) = -2.0V AC. The undershoot voltage duration is £ 3ns.  
3. Any input 0V £ VIN £ VDDQ.  
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.  
4. The VDD condition of K4S641632F-55/60 is 3.135V~3.6V.  
CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF =1.4V ± 200 mV)  
Pin  
Symbol  
CCLK  
CIN  
Min  
2.5  
2.5  
2.5  
4.0  
Max  
4.0  
5.0  
5.0  
6.5  
Unit  
pF  
Note  
Clock  
1
2
2
3
RAS, CAS, WE, CS, CKE, DQM  
Address  
pF  
CADD  
COUT  
pF  
DQ0 ~ DQ15  
pF  
Notes :  
1. -75 only specify a maximum value of 3.5pF  
2. -75 only specify a maximum value of 3.8pF  
3. -75 only specify a maximum value of 6.0pF  
Rev.0.1 Sept. 2001