欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST25LF040A-33-4C-S2AE 参数 Datasheet PDF下载

SST25LF040A-33-4C-S2AE图片预览
型号: SST25LF040A-33-4C-S2AE
PDF下载: 下载PDF文件 查看货源
内容描述: 2兆位/ 4兆位的SPI串行闪存 [2 Mbit / 4 Mbit SPI Serial Flash]
分类和应用: 闪存
文件页数/大小: 26 页 / 301 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第2页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第3页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第4页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第5页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第7页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第8页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第9页浏览型号SST25LF040A-33-4C-S2AE的Datasheet PDF文件第10页  
2 Mbit / 4 Mbit SPI Serial Flash
SST25LF020A / SST25LF040A
Data Sheet
Status Register
The software status register provides status on whether the
flash memory array is available for any Read or Write oper-
ation, whether the device is Write enabled, and the state of
the memory Write protection. During an internal Erase or
TABLE 4: S
OFTWARE
S
TATUS
R
EGISTER
Bit
0
1
2
3
4:5
6
Name
BUSY
WEL
BP0
BP1
RES
AAI
Function
1 = Internal Write operation is in progress
0 = No internal Write operation is in progress
1 = Device is memory Write enabled
0 = Device is not memory Write enabled
Indicate current level of block write protection (See Table 5)
Indicate current level of block write protection (See Table 5)
Reserved for future use
Auto Address Increment Programming status
1 = AAI programming mode
0 = Byte-Program mode
1 = BP1, BP0 are read-only bits
0 = BP1, BP0 are read/writable
Default at
Power-up
0
0
1
1
0
0
Read/Write
R
R
R/W
R/W
N/A
R
Program operation, the status register may be read only to
determine the completion of an operation in progress.
status register.
7
BPL
0
R/W
T4.0 1242
Busy
The Busy bit determines whether there is an internal Erase
or Program operation in progress. A “1” for the Busy bit indi-
cates the device is busy with an operation in progress. A “0”
indicates the device is ready for the next valid operation.
Write Enable Latch (WEL)
The Write-Enable-Latch bit indicates the status of the inter-
nal memory Write Enable Latch. If the Write-Enable-Latch
bit is set to “1”, it indicates the device is Write enabled. If the
bit is set to “0” (reset), it indicates the device is not Write
enabled and does not accept any memory Write (Program/
Erase) commands. The Write-Enable-Latch bit is automati-
cally reset under the following conditions:
Power-up
Write-Disable (WRDI) instruction completion
Byte-Program instruction completion
Auto Address Increment (AAI) programming
reached its highest memory address
Sector-Erase instruction completion
Block-Erase instruction completion
Chip-Erase instruction completion
©2006 Silicon Storage Technology, Inc.
S71242-05-000
1/06
6