欢迎访问ic37.com |
会员登录 免费注册
发布采购

SM5964BW44JP 参数 Datasheet PDF下载

SM5964BW44JP图片预览
型号: SM5964BW44JP
PDF下载: 下载PDF文件 查看货源
内容描述: SM5964B\n8位微控制器\n64KB具有ISP功能的Flash\n和1KB RAM的嵌入式 [SM5964B 8-Bit Micro-controller 64KB with ISP Flash & 1KB RAM embedded]
分类和应用: 微控制器外围集成电路
文件页数/大小: 53 页 / 1710 K
品牌: SYNCMOS [ SYNCMOS TECHNOLOGIES,INC ]
 浏览型号SM5964BW44JP的Datasheet PDF文件第42页浏览型号SM5964BW44JP的Datasheet PDF文件第43页浏览型号SM5964BW44JP的Datasheet PDF文件第44页浏览型号SM5964BW44JP的Datasheet PDF文件第45页浏览型号SM5964BW44JP的Datasheet PDF文件第47页浏览型号SM5964BW44JP的Datasheet PDF文件第48页浏览型号SM5964BW44JP的Datasheet PDF文件第49页浏览型号SM5964BW44JP的Datasheet PDF文件第50页  
SM5964B
8-Bit Micro-controller
64KB with ISP Flash
& 1KB RAM embedded
13. Two-Wire Series Interface (TWSI)
Two Wire Serial Interface, is a serial interface in SM5964B, that is function compatible with IIC 400kps specification
and is capable to communicate with standard IIC devices via configuring SM5964B as one of IIC device types -
master transmitter, master receiver, slave transmitter or slave receiver device.
Mnemonic
P1CON
TWSIS
TWSIA
TWSIC1
TWSIC2
TWSITXD
TWSIRXD
IFR
Description
P1 Control
Register
TWSI Status
Register
TWSI Address
Register
TWSIC Control
Register 1
TWSIC Control
Register 2
TWSI TX Data
Register
TWSI RX Data
Register
Interrupt Flag
Register
Dir.
9BH
C0H
C1H
C2H
C3H
C4H
C5H
AAH
Bit 7
SDAE
RXIF
ADR.6
TWSIE
MATC
H
TXD.7
RXD.7
-
Bit 6
SCLE
TXIF
ADR.5
-
SRW
TXD.6
RXD.6
-
Bit 5
TWSI
-
TFAIL
ADR.4
-
-
TXD.5
RXD.5
-
Bit 4
-
NAKIF
ADR.3
-
-
TXD.4
RXD.4
-
Bit 3
PWM1
E
-
ADR.2
Bus
Busy
RESTA
RT
TXD.3
RXD.3
-
Bit 2
PWM0
E
RXACK
ADR.1
TWSIF
S2
-
TXD.2
RXD.2
-
Bit 1
-
MST
ADR.0
TWSIF
S1
-
TXD.1
RXD.1
TWSIIF
Bit 0
-
TXACK
ADR
MK
TWSIF
S0
MRW
TXD.0
RXD.0
-
RST
00H
00H
A0H
01H
00H
FFH
00H
00H
Mnemonic: P1CON
7
6
SDAE
SCLE
5
-
4
-
3
PWM1E
2
PWM0E
1
-
Address: 9Bh
0
Reset
-
00h
SDAE: Set 1 to configure P1[7] as SDA pin of TWSI.
SCLE: Set 1 to configure P1[6] as SCL pin of TWSI.
Mnemonic: TWSIS
7
6
RXIF
TXIF
5
TFAIL
4
NAKIF
3
-
2
RXACK
1
MST
Address: C0h
0
Reset
TXACK
00h
RXIF: TWSI interrupt flag for data receiving. It is set after the TWSI RXD (Receive
Data Buffer) is loaded with new received data.
TXIF: TWSI interrupt flag for data transmitting. It is set when the data of TWSITXD
(Transmit Data Buffer) is downloaded onto the shift register or the TWSIA is
downloaded onto the shift register at Master Transmit mode.
TFAIL: This flag is set when the data transmit is failed. (Master mode only)
NAKIF: Non-acknowledge interrupt flag. It is only set in the master mode when there is
no acknowledge bit detected after one byte data or calling address is
transferred.
RXACK: The acknowledge status indicator. When clear, it means an acknowledge
Specifications subject to change without notice contact your sales representatives for the most recent information.
ISSFD-M081
Ver A SM5964B 3/7/2014
- 46 -