欢迎访问ic37.com |
会员登录 免费注册
发布采购

SM5964BW44JP 参数 Datasheet PDF下载

SM5964BW44JP图片预览
型号: SM5964BW44JP
PDF下载: 下载PDF文件 查看货源
内容描述: SM5964B\n8位微控制器\n64KB具有ISP功能的Flash\n和1KB RAM的嵌入式 [SM5964B 8-Bit Micro-controller 64KB with ISP Flash & 1KB RAM embedded]
分类和应用: 微控制器外围集成电路
文件页数/大小: 53 页 / 1710 K
品牌: SYNCMOS [ SYNCMOS TECHNOLOGIES,INC ]
 浏览型号SM5964BW44JP的Datasheet PDF文件第44页浏览型号SM5964BW44JP的Datasheet PDF文件第45页浏览型号SM5964BW44JP的Datasheet PDF文件第46页浏览型号SM5964BW44JP的Datasheet PDF文件第47页浏览型号SM5964BW44JP的Datasheet PDF文件第49页浏览型号SM5964BW44JP的Datasheet PDF文件第50页浏览型号SM5964BW44JP的Datasheet PDF文件第51页浏览型号SM5964BW44JP的Datasheet PDF文件第52页  
SM5964B
8-Bit Micro-controller
64KB with ISP Flash
& 1KB RAM embedded
only)
RESTART: This bit only set by master mode. The master will send a start signal then send
TWSIA after the ACK signal when this bit setting. If NAKIF was set (the NACK
signal was received), the master mode will release, and this bit will clear.
(Master mode only)
MRW: This bit is determined the data transmit direction. And this bit will transmit to
bus as bit0 at Address (Address is collection TWSIA [7:1] and MRW as 8 bits
data). When clear this bit the master is in transmits mode and clear is in
receive mode.
Mnemonic: TWSITXD
7
6
5
TXD.7
TXD.6
TXD.5
4
TXD.4
3
TXD.3
2
TXD.2
1
TXD.1
Address: C4h
0
Reset
TXD.0
FFh
The data written into this register will be automatically downloaded to the shift register when the module detects a
calling address is matched and the bit 0 of the received data is one (Slave transmit mode) or when the data in the
shift register has been transmitted with received acknowledge bit (RXAK) =0 in transmit mode.
Mnemonic: TWSIRXD
7
6
5
RXD.7
RXD.6
RXD.5
4
RXD.4
3
RXD.3
2
RXD.2
1
RXD.1
Address: C5h
0
Reset
RXD.0
00h
The TWSI Receive Data Buffer (TWSIRXD) contains the last received data when the MATCH flag is one or the
calling address from master when the MATCH flag is zero. The TWSIRXD register will be updated after a data byte
is received and the previous received data had been read out, otherwise the TWSI module will pull down to SCL
line to inhabit the next data transfer. It is a read-only register. The read operation of this register will clear the RXIF
flag. After the RXIF flag is cleared, the register can load the received data again and set the RXIF flag to generate
interrupt request for reading the newly received data.
Mnemonic: IFR
7
6
-
-
Address: AAh
0
Reset
-
00h
5
-
4
-
3
-
2
-
1
TWSIIF
TWSIIF: It is the logic-ORed result of following TWSI flags : RXIF, TXIF, TFIF and
NAKIF. Firmware can poll this bit to check whether TWSI’s flag is set. (Read
only)
Specifications subject to change without notice contact your sales representatives for the most recent information.
ISSFD-M081
Ver A SM5964B 3/7/2014
- 48 -