欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6531F-IM/F 参数 Datasheet PDF下载

71M6531F-IM/F图片预览
型号: 71M6531F-IM/F
PDF下载: 下载PDF文件 查看货源
内容描述: 电能计量IC [Energy Meter IC]
分类和应用: 电源电路电源管理电路
文件页数/大小: 115 页 / 2363 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号71M6531F-IM/F的Datasheet PDF文件第19页浏览型号71M6531F-IM/F的Datasheet PDF文件第20页浏览型号71M6531F-IM/F的Datasheet PDF文件第21页浏览型号71M6531F-IM/F的Datasheet PDF文件第22页浏览型号71M6531F-IM/F的Datasheet PDF文件第24页浏览型号71M6531F-IM/F的Datasheet PDF文件第25页浏览型号71M6531F-IM/F的Datasheet PDF文件第26页浏览型号71M6531F-IM/F的Datasheet PDF文件第27页  
FDS 6531/6532 005
Name
S1RELL
IEN0
IP0
S0RELL
IEN1
IP1
S0RELH
S1RELH
PDATA
IRCON
T2CON
PSW
WDCON
A
B
Address
(Hex)
0x9D
0xA8
0xA9
0xAA
0xB8
0xB9
0xBA
0xBB
0xBF
0xC0
0xC8
0xD0
0xD8
0xE0
0xF0
Reset value
(Hex)
0x00
0x00
0x00
0xD9
0x00
0x00
0x03
0x03
0x00
0x00
0x00
0x00
0x00
0x00
0x00
Data Sheet 71M6531D/F-71M6532D/F
Description
Serial Port 1, Reload Register, low byte
Interrupt Enable Register 0
Interrupt Priority Register 0
Serial Port 0, Reload Register, low byte
Interrupt Enable Register 1
Interrupt Priority Register 1
Serial Port 0, Reload Register, high byte
Serial Port 1, Reload Register, high byte
High address byte for MOVX@Ri - also called
USR2
Interrupt Request Control Register
Polarity for INT2 and INT3
Program Status Word
Baud Rate Control Register (only WDCON[7] bit used)
Accumulator
B Register
Page
Accumulator (ACC,
A):
ACC
is the accumulator register. Most instructions use the accumulator to hold the operand. The mne-
monics for accumulator-specific instructions refer to accumulator as
A,
not
ACC.
B
Register:
The
B
register is used during multiply and divide instructions. It can also be used as a scratch-pad regis-
ter to hold temporary data.
Program Status Word (PSW):
This register contains various flags and control bits for the selection of the register banks (see
Table 11:
PSW
Bit Functions (SFR 0xD0)
PSW
Bit
7
6
5
Symbol
CV
AC
F0
Function
Carry flag.
Auxiliary Carry flag for BCD operations.
General-purpose Flag 0 available for user.
F0 is not to be confused with the F0 flag in the
CESTATUS
register.
4
RS1
Register bank select control bits. The contents of
RS1
and
RS0
select the
working register bank:
RS1/RS0
Bank selected
Location
00
Bank 0
0x00 – 0x07
01
Bank 1
0x08 – 0x0F
10
Bank 2
0x10 – 0x17
11
Bank 3
0x18 – 0x1F
Overflow flag.
User defined flag.
Parity flag, affected by hardware to indicate odd or even number of one bits in
the Accumulator, i.e. even parity.
3
RS0
2
1
0
OV
-
P
v1.2
© 2005-2009 TERIDIAN Semiconductor Corporation
23