VITESSE
SEMICONDUCTOR CORPORATION
Datasheet
VSC7126
AC Characteristics
Figure 4: Transmit Timing Waveforms
1.0625 Gbits/sec Fibre
Channel Transceiver
TBC
T
1
T
2
T0:19
20 Bit Data
Data Valid
Data Valid
Data Valid
Table 1: Transmit AC Characteristics
Parameters
T
1
T
2
T
SDR
,T
SDF
T
LAT
Description
T0:19 Setup time to the
rising edge of TBC
T0:19 hold time after the
rising edge of TBC
TX+/TX- rise and fall time
Latency from rising edge
of TBC to T0 appearing on
TX+/TX-
Serial data output random
jitter (RMS)
Serial data output
deterministic jitter (p-p)
Min
1.5
2.5
—
20 bc - 4 ns
Max
—
—
300
Units
ns.
ns.
ps.
ns.
Conditions
Measured between the valid data level of
T0:19 to the 1.4V point of TBC
20% to 80%, 75 Ohm load to Vdd-2V
Tested on a sample basis
bc = Bit Clock Periods
Transmitter Output Jitter Allocation
T
RJ
T
DJ
—
—
20
120
ps.
ps.
RMS, tested on a sample basis
(refer to Figure 8)
Peak to peak, tested on a sample basis
(refer to Figure 8)
G52148-0, Rev. 4.3
3/4/99
©
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 5
VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
