欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25Q16VSSIG 参数 Datasheet PDF下载

W25Q16VSSIG图片预览
型号: W25Q16VSSIG
PDF下载: 下载PDF文件 查看货源
内容描述: 具有双路和四路SPI 16M位串行闪存 [16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 60 页 / 1415 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25Q16VSSIG的Datasheet PDF文件第28页浏览型号W25Q16VSSIG的Datasheet PDF文件第29页浏览型号W25Q16VSSIG的Datasheet PDF文件第30页浏览型号W25Q16VSSIG的Datasheet PDF文件第31页浏览型号W25Q16VSSIG的Datasheet PDF文件第33页浏览型号W25Q16VSSIG的Datasheet PDF文件第34页浏览型号W25Q16VSSIG的Datasheet PDF文件第35页浏览型号W25Q16VSSIG的Datasheet PDF文件第36页  
W25Q16V
10.2.15 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the
device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated
by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0)
and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the
instruction while data is being sent to the device. The Page Program instruction sequence is shown in
figure 15.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address
bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceed the
remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than
256 bytes (a partial page) can be programmed without having any effect on other bytes within the same
page. One condition to perform a partial page program is that the number of clocks can not exceed the
remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the
beginning of the page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is
driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status
Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is
protected by the Block Protect (BP2, BP1, and BP0) bits.
Figure 15. Page Program Instruction Sequence Diagram
- 32 -