欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C4255V-15ASC 参数 Datasheet PDF下载

CY7C4255V-15ASC图片预览
型号: CY7C4255V-15ASC
PDF下载: 下载PDF文件 查看货源
内容描述: 32K / 64Kx18低压深同步FIFO的 [32K/64Kx18 Low Voltage Deep Sync FIFOs]
分类和应用: 存储内存集成电路先进先出芯片时钟
文件页数/大小: 20 页 / 284 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C4255V-15ASC的Datasheet PDF文件第1页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第2页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第3页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第4页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第6页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第7页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第8页浏览型号CY7C4255V-15ASC的Datasheet PDF文件第9页  
CY7C4255V/CY7C4265V
CY7C4275V/CY7C4285V
AC Test Loads and Waveforms (-15 -25)
[9, 10]
R1=330Ω
3.3V
OUTPUT
C
L
INCLUDING
JIG AND
SCOPE
R2=510Ω
3.0V
GND
3 ns
4275V–4
ALL INPUT PULSES
90%
10%
90%
10%
3 ns
4287V–5
Equivalent to:
THÉVENIN EQUIVALENT
200
OUTPUT
2.0V
AC Test Loads and Waveforms (-10)
ALL INPUT PULSES
3.0V
GND
3 ns
4275V–6
V
CC
/2
50Ω
I/O
Z0=50Ω
90%
10%
90%
10%
3 ns
4275V–7
Switching Characteristics
Over the Operating Range
7C4255/65/75/85V
-10
Parameter
t
S
t
A
t
CLK
t
CLKH
t
CLKL
t
DS
t
DH
t
ENS
t
ENH
t
RS
t
RSR
t
RSF
t
PRT
t
RTR
t
OLZ
t
OE
Description
Clock Cycle Frequency
Data Access Time
Clock Cycle Time
Clock HIGH Time
Clock LOW Time
Data Set-Up Time
Data Hold Time
Enable Set-Up Time
Enable Hold Time
Reset Pulse Width
[11]
Reset Recovery Time
Reset to Flag and Output Time
Retransmit Pulse Width
Retransmit Recovery Time
Output Enable to Output in Low Z
[12]
Output Enable to Output Valid
60
90
0
3
7
2
10
4.5
4.5
3.5
0
3.5
0
10
8
10
60
90
0
3
10
Min.
Max.
100
8
2
15
6
6
4
0
4
0
15
10
15
60
90
0
3
12
7C4255/65/75/85V 7C4255/65/75/85V
-15
-25
Min.
Max.
66.7
10
2
25
10
10
6
1
6
1
25
15
25
Min.
Max.
40
15
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes:
9. C
L
= 30 pF for all AC parameters except for t
OHZ
.
10. C
L
= 5 pF for t
OHZ
.
11. Pulse widths less than minimum values are not allowed.
12. Values guaranteed by design, not currently tested.
Document #: 38-06012 Rev. *A
Page 5 of 20