欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8247VRTMFA 参数 Datasheet PDF下载

MPC8247VRTMFA图片预览
型号: MPC8247VRTMFA
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC II系列硬件规格 [PowerQUICC II Family Hardware Specifications]
分类和应用:
文件页数/大小: 61 页 / 400 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8247VRTMFA的Datasheet PDF文件第3页浏览型号MPC8247VRTMFA的Datasheet PDF文件第4页浏览型号MPC8247VRTMFA的Datasheet PDF文件第5页浏览型号MPC8247VRTMFA的Datasheet PDF文件第6页浏览型号MPC8247VRTMFA的Datasheet PDF文件第8页浏览型号MPC8247VRTMFA的Datasheet PDF文件第9页浏览型号MPC8247VRTMFA的Datasheet PDF文件第10页浏览型号MPC8247VRTMFA的Datasheet PDF文件第11页  
Operating Conditions
PCI bridge
— PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
— On-chip arbitration
— Support for PCI to 60x memory and 60x memory to PCI streaming
— PCI host bridge or peripheral capabilities
— Includes four DMA channels for the following transfers:
– PCI-to-60x to 60x-to-PCI
– 60x-to-PCI to PCI-to-60x
– PCI-to-60x to PCI-to-60x
– 60x-to-PCI to 60x-to-PCI
— Includes the configuration registers required by the PCI standard (which are automatically
loaded from the EPROM to configure the MPC8272) and message and doorbell registers
— Supports the I
2
O standard
— Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0
August 3, 1998)
— Support for 66 MHz, 3.3 V specification
— 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port
2
Operating Conditions
Table 3. Absolute Maximum Ratings
1
Rating
Core supply voltage
2
PLL supply voltage
2
I/O supply voltage
3
Input voltage
4
Junction temperature
Storage temperature range
1
This table shows the maximum electrical ratings.
Symbol
VDD
VCCSYN
VDDH
VIN
T
j
T
STG
Value
–0.3 – 2.25
–0.3 – 2.25
–0.3 – 4.0
GND(–0.3) – 3.6
120
(–55) – (+150)
Unit
V
V
V
V
°C
°C
Absolute maximum ratings are stress ratings only; functional operation (see
at the maximums is not
guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.
2
Caution:
VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that
VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may
exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
3
Caution:
VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should
not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
4
Caution:
VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
Freescale Semiconductor
7