欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8555EPXAQF 参数 Datasheet PDF下载

MPC8555EPXAQF图片预览
型号: MPC8555EPXAQF
PDF下载: 下载PDF文件 查看货源
内容描述: PowerQUICC⑩ III集成通信处理器的硬件规格 [PowerQUICC⑩ III Integrated Communications Processor Hardware Specifications]
分类和应用: 通信
文件页数/大小: 88 页 / 1242 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8555EPXAQF的Datasheet PDF文件第5页浏览型号MPC8555EPXAQF的Datasheet PDF文件第6页浏览型号MPC8555EPXAQF的Datasheet PDF文件第7页浏览型号MPC8555EPXAQF的Datasheet PDF文件第8页浏览型号MPC8555EPXAQF的Datasheet PDF文件第10页浏览型号MPC8555EPXAQF的Datasheet PDF文件第11页浏览型号MPC8555EPXAQF的Datasheet PDF文件第12页浏览型号MPC8555EPXAQF的Datasheet PDF文件第13页  
Electrical Characteristics
2.1
Overall DC Electrical Characteristics
This section covers the ratings, conditions, and other characteristics.
2.1.1
Absolute Maximum Ratings
Table 1. Absolute Maximum Ratings
1
Characteristic
Symbol
V
DD
AV
DD
GV
DD
LV
DD
OV
DD
MV
IN
MV
REF
LV
IN
OV
IN
Max Value
–0.3 to 1.32
0.3 to 1.43 (for 1 GHz only)
–0.3 to 1.32
0.3 to 1.43 (for 1 GHz only)
–0.3 to 3.63
–0.3 to 3.63
–0.3 to 2.75
–0.3 to 3.63
–0.3 to (GV
DD
+ 0.3)
–0.3 to (GV
DD
+ 0.3)
–0.3 to (LV
DD
+ 0.3)
–0.3 to (OV
DD
+ 0.3)1
Unit
V
V
V
V
V
V
V
V
V
3
2, 5
2, 5
4, 5
5
Notes
provides the absolute maximum ratings.
Core supply voltage
PLL supply voltage
DDR DRAM I/O voltage
Three-speed Ethernet I/O, MII management voltage
CPM, PCI, local bus, DUART, system control and power
management, I
2
C, and JTAG I/O voltage
Input voltage
DDR DRAM signals
DDR DRAM reference
Three-speed Ethernet signals
CPM, Local bus, DUART,
SYSCLK, system control and
power management, I
2
C, and
JTAG signals
PCI
Storage temperature range
OV
IN
T
STG
–0.3 to (OV
DD
+ 0.3)
–55 to 150
V
•C
6
Notes:
1. Functional and tested operating conditions are given in
Absolute maximum ratings are stress ratings only, and
functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause
permanent damage to the device.
2.
Caution:
MV
IN
must not exceed GV
DD
by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during
power-on reset and power-down sequences.
3.
Caution:
OV
IN
must not exceed OV
DD
by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during
power-on reset and power-down sequences.
4.
Caution:
LV
IN
must not exceed LV
DD
by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during
power-on reset and power-down sequences.
5. (M,L,O)V
IN
and MV
REF
may overshoot/undershoot to a voltage and for a maximum duration as shown in
6. OV
IN
on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as
shown in Figure 3.
MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4
Freescale Semiconductor
9