MB89374
(Continued)
Pin No.
Symbol
I/O
Level*
Description
DIP
QFP
Receive DMA-acknowledge or port-input 3 pin:
The receive DMA-acknowledge pin or port-input pin is
selected by the RxD/I bit of the receive interrupt enable
register (RxIER). If this pin is used as the RxDACK# pin, it
inputs acknowledge signals for DMA transfer of receive data.
If this pin is used as the PI3 pin, the PI3 bit of the port
register (PORTR) is set to 1 when the pin input level is
HIGH, and 0 when the input level is LOW.
RXDACK#/
PI3
41
17
I
—
Transmit DMA-acknowledge or port-input 2 pin:
The transmit DMA-acknowledge pin or port-input pin is
selected by the TxD/I bit of the transmit interrupt enable
register (TxIER). If this pin is used as the TxDACK# pin, it
inputs acknowledge signals for the DMA transfer of transmit
data. If this pin is used as the PI2 pin, the PI2 bit of the port
register (PORTR) is set to1 when the pin input level is HIGH,
and 0 when the input level is LOW.
TXDACK#/
PI2
40
1
16
20
I
I
—
—
System clock pin:
This pin is used to input clocks for DLC operation.
CLK
12, 21, 11, 32,
VSS
-
-
—
—
Ground pins
36
42
42
18
VCC
+5 VDC ±10% power-supply pin
1, 13,
19, 25,
37, 43
—
<OPEN>
-
—
OPEN pins always require no connection.
Signals suffixed by the symbol # are negative logic.
* : Pin output level when reset
7
FUJITSU [ FUJITSU ]
