欢迎访问ic37.com |

会员登录免费注册

会员中心

企业资讯人才招聘

电子百科

电子百科

Datasheet下载 IC品牌缩略语技术文章 IC型号

产品导航

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

搜索

发布采购

71M6543H 参数 Datasheet PDF下载

71M6543H图片预览

型号：	71M6543H
PDF下载：	下载PDF文件查看货源
内容描述：	可选增益1或8的一个电流电能表计量芯片的补偿 [Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation]
分类和应用：
文件页数/大小：	157 页 / 2164 K
品牌：	MAXIM [ MAXIM INTEGRATED PRODUCTS ]

浏览型号71M6543H的Datasheet PDF文件第3页

浏览型号71M6543H的Datasheet PDF文件第4页

浏览型号71M6543H的Datasheet PDF文件第5页

浏览型号71M6543H的Datasheet PDF文件第6页

浏览型号71M6543H的Datasheet PDF文件第8页

浏览型号71M6543H的Datasheet PDF文件第9页

浏览型号71M6543H的Datasheet PDF文件第10页

浏览型号71M6543H的Datasheet PDF文件第11页

71M6543F/H and 71M6543G/GH Data Sheet

Table 49: Data/Direction Registers and Internal Resources for SEGDIO0 to SEGDIO15 ........................ 60

Table 50: Data/Direction Registers for SEGDIO16 to SEGDIO31 ........................................................... 61

Table 51: Data/Direction Registers for SEGDIO32 to SEGDIO45 ........................................................... 61

Table 52: Data/Direction Registers for SEGDIO51 to SEGDIO55 ........................................................... 61

Configurations .................................................................................................. 63

Table 54: LCD Configurations ................................................................................................................ 64

Table 55: LCD Data Registers for SEGDIO46 to SEGDIO55 .................................................................. 65

Bits for 2-pin Interface............................................................................................... 66

Bits for the 3-wire Interface ....................................................................................... 67

Table 58: SPI Transaction Fields ........................................................................................................... 69

Table 59: SPI Command Sequences ..................................................................................................... 70

Table 60: SPI Registers ......................................................................................................................... 70

Selections ............................................................................................................ 73

Selections........................................................................................................... 74

Table 63: Available Circuit Functions ..................................................................................................... 77

(SFR 0xF9[2:0]) ................................................................................................... 80

Table 65: Wake Enable and Flag Bits .................................................................................................... 82

Table 66: Wake Bits .............................................................................................................................. 83

Table 67: Clear Events for WAKE flags.................................................................................................. 84

Table 68: GAIN_ADJn Compensation Channels (Figure 2, Figure 31, Table 1) ...................................... 91

Table 69: GAIN_ADJx Compensation Channels (Figure 3, Figure 32, Table 2) ...................................... 93

Table 70: I/O RAM Map – Functional Order, Basic Configuration ........................................................... 98

Table 71: I/O RAM Map – Functional Order ......................................................................................... 100

Table 72: I/O RAM Map – Alphabetical Order ...................................................................................... 104

Table 73: Info Page Trim Fuses ........................................................................................................... 118

Equations and Element Input Mapping ............................................................ 121

Table 75: CE Raw Data Access Locations ........................................................................................... 122

Register .............................................................................................................. 123

Bit Definitions...................................................................................................... 123

Register ............................................................................................................. 123

Bit Definitions (CE RAM 0x20) ........................................................................... 124

Table 80: Sag Threshold, Phase Measurement, and Gain Adjust Control ............................................. 125

Table 81: CE Transfer Variables (with Shunts) ..................................................................................... 125

Table 82: CE Transfer Variables (with CTs) ......................................................................................... 126

Table 83: CE Energy Measurement Variables (with Shunts)................................................................. 126

Table 84: CE Energy Measurement Variables (with CTs) ..................................................................... 126

Table 85: Other Transfer Variables ...................................................................................................... 127

Table 86: CE Pulse Generation Parameters......................................................................................... 128

Table 87: CE Parameters for Noise Suppression and Code Version..................................................... 129

Table 88: CE Calibration Parameters ................................................................................................... 130

Table 89: Absolute Maximum Ratings .................................................................................................. 133

Table 90: Recommended External Components .................................................................................. 134

Table 91: Recommended Operating Conditions ................................................................................... 134

Table 92: Input Logic Levels ................................................................................................................ 135

Table 93: Output Logic Levels ............................................................................................................. 135

Table 94: Battery Monitor Performance Specifications (TEMP_BAT = 1) ............................................... 136

Table 95: Temperature Monitor............................................................................................................ 137

Table 96: Supply Current Performance Specifications.......................................................................... 138

Table 98: Internal Power Fault Comparators Performance Specifications ............................................. 139

Table 99: 2.5 V Voltage Regulator Performance Specifications ............................................................ 139

v1.2

© 2008–2011 Teridian Semiconductor Corporation

7

IC37:专业IC行业平台

专业IC领域供求交易平台:提供全面的IC Datasheet资料和资讯，Datasheet 1000万数据，IC品牌1000多家。

网站导航 Datasheet资料库电子术语电子百科

服务中心 常见问题委托交易会员服务

关于我们 公司简介联系我们免责申明

产品索引：A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

深圳网络警察报警平台公共信息安全网络监察经营性网站备案信息不良信息举报中心工商网监电子标识全国公安机关备案

服务电话： 0755-32882616 0755-32882606 0755-32882608 0755-32882607 值班和投诉电话：13715251531 ©2004-2024 IC37网版权所有：ic37.com 版权申明公网安备44030402000606 粤ICP备13051289号-6