SLES263 – NOVEMBER 2010
www.ti.com
TYPICAL SYSTEM BLOCK DIAGRAM
System
microcontroller
AMP RESET
(2)
Caps for
External
Filtering
and
Startup/Stop
I2C
/OTW1, /OTW2, /OTW
READY
TAS5518/
TAS5508/
TAS5086
*NOTE1
RESET
VALID
C_STARTUP
/CLIP
PSU_REF
/SD
VI_CM
BST_A
BST_B
Bootstrap
Caps
Left-
Channel
Output
PWM_A
PWM_B
INPUT_A
INPUT_B
OUT_A
Input
H-Bridge 1
Output
H-Bridge 1
2
OUT_B
2
2
nd
Order
L-C Output
Filter for
each
H-Bridge
2-CHANNEL
H-BRIDGE
BTL MODE
PWM_C
INPUT_C
INPUT_D
Right-
Channel
Output
OUT_C
PWM_D
Input
H-Bridge 2
Output
H-Bridge 2
2
OUT_D
2
2
nd
Order
L-C Output
Filter for
each
H-Bridge
M2
M3
GND_A, B, C, D
AGND
8
8
4
GND
TEST
50V
SYSTEM
Power
Supplies
PVDD
PVDD
Power Supply
Decoupling
GVDD, VDD,
and VREG
Power Supply
Decoupling
Hardwire
Over-
Current
Limit
GND
12V
GND
GVDD (12V)/VDD (12V)
VAC
(1)
Logic AND is inside or outside the microcontroller.
6
Product Folder Link(s):
OC_ADJ
VREG
Hardwire
Mode
Control
GVDD_A, B, C, D
PVDD_A, B, C, D
M1
BST_C
BST_D
Bootstrap
Caps
VDD
Copyright © 2010, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
