欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P40-VMN3Txx 参数 Datasheet PDF下载

M25P40-VMN3Txx图片预览
型号: M25P40-VMN3Txx
PDF下载: 下载PDF文件 查看货源
内容描述: 美光M25P40串行闪存的嵌入式存储器 [Micron M25P40 Serial Flash Embedded Memory]
分类和应用: 闪存存储
文件页数/大小: 59 页 / 785 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号M25P40-VMN3Txx的Datasheet PDF文件第4页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第5页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第6页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第7页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第9页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第10页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第11页浏览型号M25P40-VMN3Txx的Datasheet PDF文件第12页  
Micron M25P40 Serial Flash Embedded Memory
Signal Descriptions
Signal Descriptions
Table 2: Signal Descriptions
Signal
DQ1
DQ0
Type
Output
Input
Description
Serial data:
The DQ1 output signal is used to transfer data serially out of the device.
Data is shifted out on the falling edge of the serial clock (C).
Serial data:
The DQ0 input signal is used to transfer data serially into the device. It
receives commands, addresses, and the data to be programmed. Values are latched on
the rising edge of the serial clock (C).
Clock:
The C input signal provides the timing of the serial interface. Commands, ad-
dresses, or data present at serial data input (DQ0) is latched on the rising edge of the
serial clock (C). Data on DQ1 changes after the falling edge of C.
Chip select:
When the S# input signal is HIGH, the device is deselected and DQ1 is at
HIGH impedance. Unless an internal PROGRAM, ERASE, or WRITE STATUS REGISTER cy-
cle is in progress, the device will be in the standby power mode (not the DEEP POWER-
DOWN mode). Driving S# LOW enables the device, placing it in the active power
mode. After power-up, a falling edge on S# is required prior to the start of any com-
mand.
Hold:
The HOLD# signal is used to pause any serial communications with the device
without deselecting the device. During the hold condition, DQ1 is High-Z. DQ0 and C
are "Don’t Care." To start the hold condition, the device must be selected, with S#
driven LOW.
Write protect:
The W# input signal is used to freeze the size of the area of memory
that is protected against program or erase commands as specified by the values in
BP2, BP1, and BP0 bits of the Status Register.
Device core power supply:
Source voltage.
Ground:
Reference for the V
CC
supply voltage.
C
Input
S#
Input
HOLD#
Input
W#
Input
V
CC
V
SS
Input
Input
PDF: 09005aef8456654f
m25p40.pdf - Rev. Y 8/12 EN
8
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.