欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT48H16M32LGCM-75L 参数 Datasheet PDF下载

MT48H16M32LGCM-75L图片预览
型号: MT48H16M32LGCM-75L
PDF下载: 下载PDF文件 查看货源
内容描述: 512MB :梅格32 ×16 , 16兆×32移动SDRAM [512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM]
分类和应用: 内存集成电路动态存储器时钟
文件页数/大小: 73 页 / 2407 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第37页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第38页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第39页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第40页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第42页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第43页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第44页浏览型号MT48H16M32LGCM-75L的Datasheet PDF文件第45页  
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
Truth Tables
Truth Tables
Table 6:
CKE
n-1
L
Truth Table – CKE
Notes: 1–4
CKE
n
L
Current State
Power-Down
Self refresh
Clock suspend
Deep power-down
Power-Down
Deep power-down
Self refresh
Clock suspend
All banks idle
All banks idle
All banks idle
Reading or writing
Notes:
Command
n
X
X
X
X
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
BURST TERMINATE
AUTO REFRESH
VALID
Action
n
Maintain power-down
Maintain self refresh
Maintain clock suspend
Maintain deep power-down
Exit power-down
Exit deep power-down
Exit self refresh
Exit clock suspend
Power-Down entry
Deep power-down entry
Self refresh entry
Clock suspend entry
Notes
L
H
5
7
H
L
H
H
1. CKE
n
is the logic state of CKE at clock edge n; CKE
n-1
was the state of CKE at the previous
clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge
n.
3. COMMAND
n
is the command registered at clock edge
n,
and ACTION
n
is a result
of COMMAND
n
.
4. All states and sequences not shown are illegal or reserved.
5. Deep power-down is power savings feature of this Mobile SDRAM device. This command is
BURST TERMINATE when CKE is HIGH and deep power-down when CKE is LOW.
6. Exiting power-down at clock edge
n
will put the device in the all banks idle state in time for
clock edge
n
+ 1 (provided that
t
CKS is met).
7. Exiting self refresh at clock edge
n
will put the device in the all banks idle state once
t
XSR is
met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring
during the
t
XSR period. A minimum of two NOP commands must be provided during the
t
XSR period.
8. After exiting clock suspend at clock edge
n,
the device will resume operation and recognize
the next command at clock edge
n
+ 1.
PDF: 09005aef81ca5de4/Source: 09005aef81ca5e03
MT48H32M16LF_1.fm - Rev. H 6/07 EN
41
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2005 Micron Technology, Inc. All rights reserved.