欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE40 参数 Datasheet PDF下载

M25PE40图片预览
型号: M25PE40
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [4 Mbit, page-erasable serial Flash memory with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存
文件页数/大小: 62 页 / 1298 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE40的Datasheet PDF文件第36页浏览型号M25PE40的Datasheet PDF文件第37页浏览型号M25PE40的Datasheet PDF文件第38页浏览型号M25PE40的Datasheet PDF文件第39页浏览型号M25PE40的Datasheet PDF文件第41页浏览型号M25PE40的Datasheet PDF文件第42页浏览型号M25PE40的Datasheet PDF文件第43页浏览型号M25PE40的Datasheet PDF文件第44页  
Instructions
M25PE40
6.16
Deep Power-down (DP)
Executing the Deep Power-down (DP) instruction is the only way to put the device in the
lowest consumption mode (the Deep Power-down mode). It can also be used as an extra
software protection mechanism, while the device is not in active use, since in this mode, the
device ignores all Write, Program and Erase instructions.
Driving Chip Select (S) High deselects the device, and puts the device in the Standby Power
mode (if there is no internal cycle currently in progress). But this mode is not the Deep
Power-down mode. The Deep Power-down mode can only be entered by executing the
Deep Power-down (DP) instruction, subsequently reducing the standby current (from I
CC1
to
I
CC2
, as specified in
Once the device has entered the Deep Power-down mode, all instructions are ignored
except the Release from Deep Power-down (RDP) instruction. This releases the device from
this mode.
The Deep Power-down mode automatically stops at power-down, and the device always
powers-up in the Standby Power mode.
The Deep Power-down (DP) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code on Serial Data input (D). Chip Select (S) must be driven Low for the
entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as
Chip Select (S) is driven High, it requires a delay of t
DP
before the supply current is reduced
to I
CC2
and the Deep Power-down mode is entered.
Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 22. Deep Power-down (DP) instruction sequence
S
0
C
Instruction
D
1
2
3
4
5
6
7
t
DP
Standby mode
Deep Power-down mode
AI03753D
40/62