欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT45W4MW16B 参数 Datasheet PDF下载

MT45W4MW16B图片预览
型号: MT45W4MW16B
PDF下载: 下载PDF文件 查看货源
内容描述: 64Mbit的PSRAM使用以及SRAM, VBGA54足迹 [64Mbit psram use as well as sram,VBGA54 footprint]
分类和应用: 静态存储器
文件页数/大小: 61 页 / 970 K
品牌: MICROTUNE [ MICROTUNE,INC ]
 浏览型号MT45W4MW16B的Datasheet PDF文件第15页浏览型号MT45W4MW16B的Datasheet PDF文件第16页浏览型号MT45W4MW16B的Datasheet PDF文件第17页浏览型号MT45W4MW16B的Datasheet PDF文件第18页浏览型号MT45W4MW16B的Datasheet PDF文件第20页浏览型号MT45W4MW16B的Datasheet PDF文件第21页浏览型号MT45W4MW16B的Datasheet PDF文件第22页浏览型号MT45W4MW16B的Datasheet PDF文件第23页  
64Mb: 4 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Configuration Registers
Software Access
Software access of the configuration registers uses a sequence of asynchronous READ
and asynchronous WRITE operations. The contents of the configuration registers can be
read or modified using the software sequence.
The configuration registers are loaded using a four-step sequence consisting of two
asynchronous READ operations followed by two asynchronous WRITE operations (see
performed during the fourth operation (see Figure 16 on page 20). Note that a third
READ cycle of the highest address cancels the access sequence until a different address
is read.
The address used during all READ and WRITE operations is the highest address of the
CellularRAM device being accessed (3FFFFFh for 64Mb); the content at this address is
changed by using this sequence (note that this is a deviation from the CellularRAM spec-
ification).
The data value presented during the third operation (WRITE) in the sequence defines
whether the BCR or the RCR is to be accessed. If the data is 0000h, the sequence will
access the RCR; if the data is 0001h, the sequence will access the BCR. During the fourth
operation, DQ[15:0] is used to transfer data into or out of bits 15–0 of the configuration
registers.
The use of the software sequence does not affect the ability to perform the standard
(CRE-controlled) method of loading the configuration registers. However, the software
nature of this access mechanism eliminates the need for the control register enable
(CRE) ball. If the software mechanism is used, the CRE ball can simply be tied to V
SS
. The
port line often used for CRE control purposes is no longer required.
Software access of the RCR should not be used to enter or exit DPD.
Figure 15:
Load Configuration Register
READ
ADDRESS
ADDRESS
(MAX)
READ
ADDRESS
(MAX)
WRITE
1
ADDRESS
(MAX)
WRITE
ADDRESS
(MAX)
CE#
OE#
WE#
LB#/UB#
DATA
XXXXh
XXXXh
CR VALUE
IN
RCR: 0000h
BCR: 0001h
DON'T CARE
Note:
The WRITE on the third cycle must be CE#-controlled.
PDF: 09005aef80be1fbd/Source: 09005aef80be2036
Burst CellularRAM_2.fm - Rev. G 10/05 EN
19
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.