欢迎访问ic37.com |
会员登录 免费注册
发布采购
所在地: 型号: 精确
  • 批量询价
  •  
  • 供应商
  • 型号
  • 数量
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
  •  
  • 北京元坤伟业科技有限公司

         该会员已使用本站17年以上

  • PCM1794DBG4
  • 数量-
  • 厂家-
  • 封装-
  • 批号-
  • -
  • QQ:857273081QQ:857273081 复制
    QQ:1594462451QQ:1594462451 复制
  • 010-62104931、62106431、62104891、62104791 QQ:857273081QQ:1594462451
更多
  • PCM1794DBG4图
  • 深圳市龙腾新业科技有限公司

     该会员已使用本站17年以上
  • PCM1794DBG4
  • 数量12322 
  • 厂家TI/德州仪器 
  • 封装SSOP-28 
  • 批号24+ 
  • 原厂原装公司现货
  • QQ:562765057QQ:562765057 复制
    QQ:370820820QQ:370820820 复制
  • 0755-84509636 QQ:562765057QQ:370820820
  • PCM1794DBG4图
  • 集好芯城

     该会员已使用本站13年以上
  • PCM1794DBG4
  • 数量12322 
  • 厂家TI/德州仪器 
  • 封装SSOP-28 
  • 批号最新批次 
  • 原厂原装公司现货
  • QQ:3008092965QQ:3008092965 复制
    QQ:3008092965QQ:3008092965 复制
  • 0755-83239307 QQ:3008092965QQ:3008092965
  • PCM1794DBG4图
  • 深圳市欧瑞芯科技有限公司

     该会员已使用本站11年以上
  • PCM1794DBG4
  • 数量9500 
  • 厂家TI(德州仪器) 
  • 封装28-SSOP(0.209,5.30mm 宽) 
  • 批号23+/24+ 
  • 绝对原装正品,可开13%专票,欢迎采购!!!
  • QQ:3354557638QQ:3354557638 复制
    QQ:3354557638QQ:3354557638 复制
  • 18565729389 QQ:3354557638QQ:3354557638
  • PCM1794DBG4图
  • 深圳市华斯顿电子科技有限公司

     该会员已使用本站16年以上
  • PCM1794DBG4
  • 数量12500 
  • 厂家TI/德州仪器 
  • 封装SSOP-28 
  • 批号2023+ 
  • 绝对原装正品全新深圳进口现货,优质渠道供应商!
  • QQ:1002316308QQ:1002316308 复制
    QQ:515102657QQ:515102657 复制
  • 美驻深办0755-83777708“进口原装正品专供” QQ:1002316308QQ:515102657
  • PCM1794DBG4图
  • 北京元坤伟业科技有限公司

     该会员已使用本站17年以上
  • PCM1794DBG4
  • 数量5000 
  • 厂家Texas Instruments 
  • 封装贴/插片 
  • 批号2024+ 
  • 百分百原装正品,现货库存
  • QQ:857273081QQ:857273081 复制
    QQ:1594462451QQ:1594462451 复制
  • 010-62104891 QQ:857273081QQ:1594462451
  • PCM1794DBG4图
  • 深圳市惊羽科技有限公司

     该会员已使用本站11年以上
  • PCM1794DBG4
  • 数量2368 
  • 厂家TI-德州仪器 
  • 封装TSSOP-28 
  • 批号▉▉:2年内 
  • ▉▉¥197元一有问必回一有长期订货一备货HK仓库
  • QQ:43871025QQ:43871025 复制
  • 131-4700-5145---Q-微-恭-候---有-问-秒-回 QQ:43871025
  • PCM1794DBG4图
  • 深圳市驰天熠电子有限公司

     该会员已使用本站1年以上
  • PCM1794DBG4
  • 数量33560 
  • 厂家TI(德州仪器) 
  • 封装SSOP-28 
  • 批号23+ 
  • 全新原装,优势价格,支持配单
  • QQ:3003795629QQ:3003795629 复制
    QQ:534325024QQ:534325024 复制
  • 86-15802056765 QQ:3003795629QQ:534325024
  • PCM1794DBG4图
  • 深圳市华兴微电子有限公司

     该会员已使用本站16年以上
  • PCM1794DBG4
  • 数量5000 
  • 厂家TI 
  • 封装N/A 
  • 批号23+ 
  • 只做进口原装QQ询价,专营射频微波十五年。
  • QQ:604502381QQ:604502381 复制
  • 0755-83002105 QQ:604502381
  • PCM1794DBG4图
  • 深圳市宏世佳电子科技有限公司

     该会员已使用本站13年以上
  • PCM1794DBG4
  • 数量3827 
  • 厂家TI 
  • 封装28-SSOP(0.209,5.30mm 宽) 
  • 批号2023+ 
  • 全新原厂原装产品、公司现货销售
  • QQ:2881894393QQ:2881894393 复制
    QQ:2881894392QQ:2881894392 复制
  • 0755- QQ:2881894393QQ:2881894392
  • PCM1794DBG4图
  • 深圳市金嘉锐电子有限公司

     该会员已使用本站14年以上
  • PCM1794DBG4
  • 数量28620 
  • 厂家TI 
  • 封装28-SSOP 
  • 批号24+ 
  • 【原装优势★★★绝对有货】
  • QQ:2643490444QQ:2643490444 复制
  • 0755-22929859 QQ:2643490444
  • PCM1794DBG4图
  • 深圳市中杰盛科技有限公司

     该会员已使用本站14年以上
  • PCM1794DBG4
  • 数量12000 
  • 厂家TI 
  • 封装SSOP-28 
  • 批号24+ 
  • 【原装优势★★★绝对有货】
  • QQ:409801605QQ:409801605 复制
  • 0755-22968359 QQ:409801605
  • PCM1794DBG4图
  • 深圳市芯柏然科技有限公司

     该会员已使用本站7年以上
  • PCM1794DBG4
  • 数量23480 
  • 厂家TI 
  • 封装 
  • 批号21+ 
  • 新到现货、一手货源、当天发货、价格低于市场
  • QQ:287673858QQ:287673858 复制
  • 0755-82533534 QQ:287673858
  • PCM1794DBG4图
  • 万三科技(深圳)有限公司

     该会员已使用本站2年以上
  • PCM1794DBG4
  • 数量660000 
  • 厂家Texas Instruments(德州仪器) 
  • 封装SOIC-16 
  • 批号23+ 
  • 支持实单/只做原装
  • QQ:3008961398QQ:3008961398 复制
  • 0755-21006672 QQ:3008961398
  • PCM1794DBG4图
  • 万三科技(深圳)有限公司

     该会员已使用本站2年以上
  • PCM1794DBG4
  • 数量6500000 
  • 厂家N/A 
  • 封装原厂原装 
  • 批号22+ 
  • 万三科技 秉承原装 实单可议
  • QQ:3008962483QQ:3008962483 复制
  • 0755-23763516 QQ:3008962483
  • PCM1794DBG4图
  • 深圳市一线半导体有限公司

     该会员已使用本站16年以上
  • PCM1794DBG4
  • 数量16000 
  • 厂家原厂品牌 
  • 封装原厂外观 
  • 批号 
  • 全新原装部分现货其他订货
  • QQ:2881493920QQ:2881493920 复制
    QQ:2881493921QQ:2881493921 复制
  • 0755-88608801多线 QQ:2881493920QQ:2881493921
  • PCM1794DBG4图
  • 深圳市科雨电子有限公司

     该会员已使用本站9年以上
  • PCM1794DBG4
  • 数量47 
  • 厂家TI 
  • 封装SSOP-28 
  • 批号24+ 
  • ★体验愉快问购元件!!就找我吧!单价:316元
  • QQ:1415691092QQ:1415691092 复制
  • 133-5299-5145(微信同号) QQ:1415691092

产品型号PCM1794DBG4的概述

芯片PCM1794DBG4的概述 PCM1794DBG4是一款高性能的数模转换器(DAC),由德州仪器公司(Texas Instruments, TI)设计和制造。该产品特别适用于高保真音频应用,如高端音响系统、数字音频工作站、专业录音设备以及各种音频播放器。它不仅能够提供出色的音质和动态范围,而且还具备低失真和多种数字输入接口,满足多样化的用户需求。 这款DAC采用了Delta-Sigma转换技术,具有优良的音频处理能力。PCM1794DBG4内置了高精度的电流源和合成器,使得其输出信号具有极高的线性度和低噪声特性。由于其高达24位的分辨率和192kHz的采样率,PCM1794DBG4能够重现丰富的音频细节,确保音频信号从数字到模拟的转换过程中不失真。 芯片PCM1794DBG4的详细参数 PCM1794DBG4的技术规格包含以下几个方面: 1. 基于运行电压:工作电压范围通常在±1...

产品型号PCM1794DBR的Datasheet PDF文件预览

ꢠꢛ  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
D
Dual-Supply Operation:  
− 5-V Analog, 3.3-V Digital  
FEATURES  
D
D
24-Bit Resolution  
Analog Performance:  
− Dynamic Range: 132 dB (9 V RMS, Mono)  
129 dB (4.5 V RMS, Stereo)  
127 dB (2 V RMS, Stereo)  
D
5-V Tolerant Digital Inputs  
D
Small 28-Lead SSOP Package, Lead-Free  
Product  
APPLICATIONS  
− THD+N: 0.0004%  
D
D
D
D
D
D
D
A/V Receivers  
D
D
Differential Current Output: 7.8 mA p-p  
DVD Players  
8× Oversampling Digital Filter:  
− Stop-Band Attenuation: –130 dB  
− Pass-Band Ripple: 0.00001 dB  
Musical Instruments  
HDTV Receivers  
Car Audio Systems  
D
D
Sampling Frequency: 10 kHz to 200 kHz  
System Clock: 128, 192, 256, 384, 512, or  
Digital Multitrack Recorders  
Other Applications Requiring 24-Bit Audio  
768 f With Autodetect  
S
D
Accepts 16- and 24-Bit Audio Data  
DESCRIPTION  
2
D
PCM Data Formats: Standard, I S, and  
Left-Justified  
The PCM1794 is a monolithic CMOS integrated circuit that  
includes stereo digital-to-analog converters and support  
circuitry in a small 28-lead SSOP package. The data  
converters use TI’s advanced segment DAC architecture  
to achieve excellent dynamic performance and improved  
tolerance to clock jitter. The PCM1794 provides balanced  
current outputs, allowing the user to optimize analog  
performance externally. Sampling rates up to 200 kHz are  
supported.  
D
Optional Interface Available to External  
Digital Filter or DSP  
D
D
D
D
Digital De-Emphasis  
Digital Filter Rolloff: Sharp or Slow  
Soft Mute  
Zero Flag  
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate  
precautions. Failure to observe proper handling and installation procedures can cause damage.  
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to  
damage because very small parametric changes could cause the device not to meet its published specifications.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments  
semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢀꢚ ꢙ ꢕꢘ ꢁ ꢋꢊ ꢙꢓ ꢕ ꢑꢋꢑ ꢩꢟ ꢤꢝ ꢜ ꢥꢨ ꢢꢩꢝꢟ ꢩꢣ ꢡꢛ ꢜ ꢜ ꢦꢟꢢ ꢨꢣ ꢝꢤ ꢪꢛꢫ ꢬꢩꢡ ꢨꢢꢩ ꢝꢟ ꢠꢨ ꢢꢦꢭ ꢀꢜ ꢝꢠꢛ ꢡꢢꢣ  
ꢡ ꢝꢟ ꢤꢝꢜ ꢥ ꢢꢝ ꢣ ꢪꢦ ꢡ ꢩ ꢤꢩ ꢡ ꢨ ꢢꢩ ꢝꢟꢣ ꢪ ꢦꢜ ꢢꢮꢦ ꢢꢦ ꢜ ꢥꢣ ꢝꢤ ꢋꢦꢧ ꢨꢣ ꢊꢟꢣ ꢢꢜ ꢛꢥ ꢦꢟꢢ ꢣ ꢣꢢ ꢨꢟꢠ ꢨꢜ ꢠ ꢞ ꢨꢜ ꢜ ꢨ ꢟꢢꢯꢭ  
ꢀꢜ ꢝ ꢠꢛꢡ ꢢ ꢩꢝ ꢟ ꢪꢜ ꢝ ꢡ ꢦ ꢣ ꢣ ꢩꢟ ꢰ ꢠꢝ ꢦ ꢣ ꢟꢝꢢ ꢟꢦ ꢡꢦ ꢣꢣ ꢨꢜ ꢩꢬ ꢯ ꢩꢟꢡ ꢬꢛꢠ ꢦ ꢢꢦ ꢣꢢꢩ ꢟꢰ ꢝꢤ ꢨꢬ ꢬ ꢪꢨ ꢜ ꢨꢥ ꢦꢢꢦ ꢜ ꢣꢭ  
Copyright 2003, Texas Instruments Incorporated  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
ORDERING INFORMATION  
OPERATION  
TEMPERATURE  
RANGE  
PACKAGE  
MARKING  
ORDERING  
NUMBER  
TRANSPORT  
MEDIA  
PRODUCT  
PACKAGE  
PACKAGE CODE  
PCM1794DB  
Tube  
PCM1794DB  
28-lead SSOP  
28DB  
–25°C to 85°C  
PCM1794  
PCM1794DBR  
Tape and reel  
ABSOLUTE MAXIMUM RATINGS  
(1)  
over operating free-air temperature range unless otherwise noted  
PCM1794  
V
V
1, V 2L, V 2R  
CC CC  
–0.3 V to 6.5 V  
–0.3 V to 4 V  
0.1 V  
CC  
DD  
Supply voltage  
Supply voltage differences: V 1, V 2L, V 2R  
CC CC CC  
Ground voltage differences: AGND1, AGND2, AGND3L, AGND3R, DGND  
0.1 V  
LRCK, DATA, BCK, SCK, FMT1, FMT0, MONO, CHSL, DEM, MUTE, RST,  
ZERO  
–0.3 V to 6.5 V  
Digital input voltage  
Analog input voltage  
–0.3 V to (V  
+ 0.3 V) < 4 V  
DD  
–0.3 V to (V  
+ 0.3 V) < 6.5 V  
CC  
Input current (any pins except supplies)  
Ambient temperature under bias  
Storage temperature  
10 mA  
–40°C to 125°C  
–55°C to 150°C  
150°C  
Junction temperature  
Lead temperature (soldering)  
Package temperature (IR reflow, peak)  
260°C, 5 s  
250°C  
(1)  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
ELECTRICAL CHARACTERISTICS  
all specifications at T = 25°C, V 1 = V 2L = V 2R = 5 V, V  
= 3.3 V, f = 44.1 kHz, system clock = 256 f , and 24-bit data, unless  
A
CC  
CC  
CC  
DD  
S
S
otherwise noted  
PCM1794DB  
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN  
TYP  
MAX  
RESOLUTION  
DATA FORMAT  
24  
Bits  
2
Audio data interface format  
Audio data bit length  
Audio data format  
Standard, I S, left justified  
16-, 24-bit selectable  
MSB first, 2s complement  
f
S
Sampling frequency  
System clock frequency  
10  
200  
kHz  
128, 192, 256, 384, 512, 768 f  
S
DIGITAL INPUT/OUTPUT  
Logic family  
TTL compatible  
V
V
2
IH  
IL  
Input logic level  
Input logic current  
Output logic level  
VDC  
µA  
0.8  
10  
I
IH  
I
IL  
V
V
= V  
DD  
= 0 V  
IN  
IN  
–10  
2.4  
0.4  
V
I
= –2 mA  
= 2 mA  
OH  
OL  
OH  
OL  
VDC  
V
I
2
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
ELECTRICAL CHARACTERISTICS (Continued)  
all specifications at T = 25°C, V 1 = V 2L = V 2R = 5 V, V  
= 3.3 V, f = 44.1 kHz, system clock = 256 f , and 24-bit data, unless  
A
CC  
CC  
CC  
DD  
S
S
otherwise noted  
PCM1794DB  
TYP  
PARAMETER  
DYNAMIC PERFORMANCE (2-V RMS OUTPUT)  
TEST CONDITIONS  
UNIT  
MIN  
MAX  
(1)(2)  
f
f
f
= 44.1 kHz  
0.0004% 0.0008%  
S
S
S
= 96 kHz  
0.0008%  
0.0015%  
127  
THD+N at V  
OUT  
= 0 dB  
= 192 kHz  
EIAJ, A-weighted, f = 44.1 kHz  
S
EIAJ, A-weighted, f = 96 kHz  
S
123  
123  
120  
127  
Dynamic range  
dB  
dB  
EIAJ, A-weighted, f = 192 kHz  
127  
S
EIAJ, A-weighted, f = 44.1 kHz  
S
EIAJ, A-weighted, f = 96 kHz  
S
127  
127  
Signal-to-noise ratio  
Channel separation  
EIAJ, A-weighted, f = 192 kHz  
127  
S
f
S
f
S
f
S
= 44.1 kHz  
= 96 kHz  
123  
122  
dB  
dB  
= 192 kHz  
120  
Level linearity error  
V
OUT  
= –120 dB  
1
(1)(3)  
DYNAMIC PERFORMANCE (4.5-V RMS Output)  
f
f
f
= 44.1 kHz  
= 96 kHz  
0.0004%  
0.0008%  
0.0015%  
129  
S
S
S
THD+N at V  
OUT  
= 0 dB  
= 192 kHz  
EIAJ, A-weighted, f = 44.1 kHz  
S
EIAJ, A-weighted, f = 96 kHz  
S
129  
Dynamic range  
dB  
dB  
dB  
EIAJ, A-weighted, f = 192 kHz  
129  
S
EIAJ, A-weighted, f = 44.1 kHz  
S
EIAJ, A-weighted, f = 96 kHz  
S
129  
129  
Signal-to-noise ratio  
EIAJ, A-weighted, f = 192 kHz  
129  
S
f
S
f
S
f
S
= 44.1 kHz  
= 96 kHz  
124  
123  
Channel separation  
= 192 kHz  
121  
(1)(3)  
DYNAMIC PERFORMANCE (MONO MODE)  
f
f
f
= 44.1 kHz  
= 96 kHz  
0.0004%  
0.0008%  
0.0015%  
132  
S
S
S
THD+N at V  
OUT  
= 0 dB  
= 192 kHz  
EIAJ, A-weighted, f = 44.1 kHz  
S
EIAJ, A-weighted, f = 96 kHz  
S
132  
Dynamic range  
dB  
dB  
EIAJ, A-weighted, f = 192 kHz  
132  
S
EIAJ, A-weighted, f = 44.1 kHz  
S
EIAJ, A-weighted, f = 96 kHz  
S
132  
132  
Signal-to-noise ratio  
EIAJ, A-weighted, f = 192 kHz  
132  
S
(1)  
Filter condition:  
THD+N: 20-Hz HPF, 20-kHz apogee LPF  
Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted  
Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted  
Channel separation: 20-Hz HPF, 20-kHz AES17 LPF  
Analog performance specifications are measured using the System Twot Cascade audio measurement system by Audio Precisionin the  
averagingmode.  
(2)  
(3)  
Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 24.  
Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 25.  
Audio Precision and System Two are trademarks of Audio Precision, Inc.  
Other trademarks are the property of their respective owners.  
3
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
ELECTRICAL CHARACTERISTICS (Continued)  
all specifications at T = 25°C, V 1 = V 2L = V 2R = 5 V, V  
= 3.3 V, f = 44.1 kHz, system clock = 256 f , and 24-bit data, unless  
A
CC  
CC  
CC  
DD  
S
S
otherwise noted  
PCM1794DB  
TYP  
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN  
MAX  
ANALOG OUTPUT  
Gain error  
–6  
–3  
–2  
2
0.5  
0.5  
7.8  
–6.2  
6
3
2
% of FSR  
% of FSR  
% of FSR  
mA p-p  
mA  
Gain mismatch, channel-to-channel  
Bipolar zero error  
At BPZ  
Output current  
Full scale (0 dB)  
At BPZ  
Center current  
DIGITAL FILTER PERFORMANCE  
De-emphasis error  
0.004  
dB  
FILTER CHARACTERISTICS-1: SHARP ROLLOFF  
0.00001 dB  
–3 dB  
0.454 f  
S
Pass band  
0.49 f  
S
Stop band  
0.546 f  
–130  
S
Pass-band ripple  
0.00001  
dB  
dB  
s
Stop-band attenuation  
Delay time  
Stop band = 0.546 f  
S
55/f  
S
FILTER CHARACTERISTICS-2: SLOW ROLLOFF  
0.04 dB  
–3 dB  
0.254 f  
S
Pass band  
0.46 f  
S
Stop band  
Pass-band ripple  
0.732 f  
–100  
S
0.001  
dB  
dB  
s
Stop-band attenuation  
Delay time  
Stop band = 0.732 f  
S
18/f  
S
POWER SUPPLY REQUIREMENTS  
V
V
V
3
3.3  
5
3.6  
VDC  
VDC  
DD  
CC  
CC  
1
Voltage range  
Supply current  
2L  
4.75  
5.25  
15  
V
CC  
2R  
f
S
f
S
f
S
f
S
f
S
f
S
f
S
f
S
f
S
= 44.1 kHz  
= 96 kHz  
12  
23  
I
mA  
mA  
mW  
DD  
CC  
= 192 kHz  
= 44.1 kHz  
= 96 kHz  
45  
(1)  
33  
40  
35  
I
= 192 kHz  
= 44.1 kHz  
= 96 kHz  
37  
205  
250  
335  
250  
(1)  
Power dissipation  
TEMPERATURE RANGE  
= 192 kHz  
Operation temperature  
Thermal resistance  
–25  
85  
°C  
θ
JA  
28-pin SSOP  
100  
°C/W  
(1)  
Input is BPZ data.  
4
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
PIN ASSIGNMENTS  
PCM1794  
(TOP VIEW)  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
1
MONO  
CHSL  
DEM  
LRCK  
DATA  
BCK  
V
2L  
CC  
2
AGND3L  
3
I
I
L–  
L+  
OUT  
4
OUT  
5
AGND2  
6
V
V
V
1
CC  
7
SCK  
DGND  
L
R
COM  
COM  
REF  
8
9
V
I
DD  
MUTE  
FMT0  
FMT1  
ZERO  
RST  
10  
11  
12  
13  
14  
AGND1  
I
I
R–  
R+  
OUT  
OUT  
AGND3R  
2R  
V
CC  
5
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
Terminal Functions  
TERMINAL  
I/O  
DESCRIPTIONS  
NAME  
AGND1  
AGND2  
AGND3L  
AGND3R  
BCK  
PIN  
19  
24  
27  
16  
6
I
Analog ground (internal bias)  
Analog ground (internal bias)  
Analog ground (L-channel DACFF)  
Analog ground (R-channel DACFF)  
(1)  
Bit clock input  
L-, R-channel select  
Serial audio data input  
(1)  
(1)  
(1)  
CHSL  
2
I
DATA  
5
I
DEM  
3
I
De-emphasis enable  
Digital ground  
DGND  
FMT0  
8
I
(1)  
(1)  
11  
12  
25  
26  
17  
18  
20  
4
Audio data format select  
Audio data format select  
FMT1  
I
I
I
I
I
I
L+  
L–  
R+  
R–  
O
O
O
O
I
L-channel analog current output +  
L-channel analog current output –  
R-channel analog current output +  
R-channel analog current output –  
Output current reference bias pin  
OUT  
OUT  
OUT  
OUT  
REF  
(1)  
Left and right clock (f ) input  
S
LRCK  
MONO  
MUTE  
RST  
(1)  
1
I
Monaural mode enable  
(1)  
10  
14  
7
I
Mute control  
(1)  
I
Reset  
System clock input  
Analog power supply, 5 V  
(1)  
SCK  
I
V
V
V
V
V
V
1
23  
28  
15  
22  
21  
9
O
CC  
CC  
CC  
2L  
2R  
Analog power supply (L-channel DACFF), 5 V  
Analog power supply (R-cahnnel DACFF), 5 V  
L-channel internal bias decoupling pin  
R-channel internal bias decoupling pin  
Digital power supply, 3.3 V  
L
COM  
COM  
DD  
R
ZERO  
13  
Zero flag  
(1)  
Schmitt-trigger input, 5-V tolerant  
6
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
FUNCTIONAL BLOCK DIAGRAM  
I
I
L–  
L+  
OUT  
LRCK  
Audio  
BCK  
Current  
Segment  
DAC  
V
OUT  
L
Data Input  
DATA  
I/F  
OUT  
I/V and Filter  
 8  
Oversampling  
Digital  
Filter  
and  
Function  
Control  
V
I
L
COM  
MUTE  
FMT1  
FMT0  
MONO  
CHSL  
Advanced  
Segment  
DAC  
Bias  
and  
Vref  
REF  
V
COM  
R
Modulator  
Function  
Control  
I/F  
I
R–  
OUT  
OUT  
Current  
Segment  
DAC  
V R  
OUT  
DEM  
RST  
I
R+  
I/V and Filter  
System  
Clock  
Manager  
ZERO  
Zero  
Detect  
Power Supply  
7
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
TYPICAL PERFORMANCE CURVES  
DIGITAL FILTER  
Digital Filter Response  
AMPLITUDE  
AMPLITUDE  
vs  
vs  
FREQUENCY  
FREQUENCY  
0
−50  
0.00002  
0.00001  
−100  
−150  
−200  
0
–0.00001  
–0.00002  
0
1
2
3
4
0.0  
0.1  
0.2  
0.3  
0.4  
0.5  
Frequency[× f ]  
Frequency[× f ]  
S
S
Figure 1. Frequency Response, Sharp Rolloff  
Figure 2. Pass-Band Ripple, Sharp Rolloff  
AMPLITUDE  
vs  
AMPLITUDE  
vs  
FREQUENCY  
FREQUENCY  
0
−50  
0
−2  
−4  
−6  
−8  
−100  
−150  
−200  
−10  
−12  
−14  
−16  
−18  
−20  
0
1
2
3
4
0.0  
0.1  
0.2  
0.3  
0.4  
0.5  
0.6  
Frequency[× f ]  
Frequency[× f ]  
S
S
Figure 3. Frequency Response, Slow Rolloff  
Figure 4. Transition Characteristics, Slow Rolloff  
8
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
De-Emphasis Filter  
DE-EMPHASIS LEVEL  
DE-EMPHASIS ERROR  
vs  
vs  
FREQUENCY  
FREQUENCY  
0
−2  
0.020  
f
S
= 44.1 kHz  
f = 44.1 kHz  
S
0.015  
0.010  
0.005  
−4  
0
−6  
–0.005  
–0.010  
−8  
–0.015  
−10  
–0.020  
0
2
4
6
8
10 12 14 16 18 20  
0
2
4
6
8
10 12 14 16 18 20  
f – Frequency – kHz  
f – Frequency – kHz  
Figure 5  
Figure 6  
9
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
ANALOG DYNAMIC PERFORMANCE  
Supply Voltage Characteristics  
TOTAL HARMONIC DISTORTION + NOISE  
DYNAMIC RANGE  
vs  
vs  
SUPPLY VOLTAGE  
SUPPLY VOLTAGE  
132  
130  
128  
126  
124  
122  
0.01  
f
S
= 96 kHz  
f
S
= 48 kHz  
f
S
= 192 kHz  
f
= 192 kHz  
S
0.001  
f
S
= 96 kHz  
f
S
= 48 kHz  
5.00  
0.0001  
4.50  
4.75  
5.25  
5.50  
4.50  
4.75  
5.00  
5.25  
5.50  
V
CC  
– Supply Voltage – V  
V
CC  
– Supply Voltage – V  
Figure 7  
Figure 8  
SIGNAL-to-NOISE RATIO  
vs  
CHANNEL SEPARATION  
vs  
SUPPLY VOLTAGE  
SUPPLY VOLTAGE  
132  
130  
128  
126  
124  
122  
130  
128  
126  
124  
122  
120  
f
= 96 kHz  
S
f
= 96 kHz  
S
f
S
= 192 kHz  
f
S
= 48 kHz  
f
= 48 kHz  
S
f
S
= 192 kHz  
4.50  
4.75  
5.00  
5.25  
5.50  
4.50  
4.75  
5.00  
5.25  
5.50  
V
CC  
– Supply Voltage – V  
V
CC  
– Supply Voltage – V  
Figure 10  
Figure 9  
NOTE: T = 25°C, V  
= 3.3 V, measurement circuit is Figure 25 (V = 4.5 V rms).  
OUT  
A
DD  
10  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
Temperature Characteristics  
TOTAL HARMONIC DISTORTION + NOISE  
DYNAMIC RANGE  
vs  
vs  
FREE-AIR TEMPERATURE  
FREE-AIR TEMPERATURE  
132  
130  
128  
126  
124  
122  
0.01  
f
= 96 kHz  
S
f
= 48 kHz  
S
f
S
= 192 kHz  
f
S
= 192 kHz  
0.001  
f
= 96 kHz  
S
f
= 48 kHz  
S
0.0001  
−50  
−25  
0
25  
50  
75  
100  
−50  
−25  
0
25  
50  
75  
100  
T
A
– Free-Air Temperature – °C  
T
A
– Free-Air Temperature – °C  
Figure 11  
Figure 12  
SIGNAL-to-NOISE RATIO  
vs  
CHANNEL SEPARATION  
vs  
FREE-AIR TEMPERATURE  
FREE-AIR TEMPERATURE  
132  
130  
128  
126  
124  
122  
130  
128  
126  
124  
122  
120  
f
= 96 kHz  
S
f
S
= 192 kHz  
f = 48 kHz  
S
f
S
= 48 kHz  
f
S
= 192 kHz  
f
= 96 kHz  
S
−50  
−25  
0
25  
50  
75  
100  
−50  
−25  
0
25  
50  
75  
100  
T
A
– Free-Air Temperature – °C  
T
A
– Free-Air Temperature – °C  
Figure 13  
Figure 14  
NOTE: V  
DD  
= 3.3 V, V  
= 5 V, measurement circuit is Figure 25 (V = 4.5 V rms).  
OUT  
CC  
11  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
AMPLITUDE  
vs  
AMPLITUDE  
vs  
FREQUENCY  
FREQUENCY  
0
0
−20  
−20  
−40  
−40  
−60  
−60  
−80  
−80  
−100  
−120  
−140  
−160  
−180  
−100  
−120  
−140  
−160  
0
2
4
6
8
10 12 14 16 18 20  
0
10 20 30 40 50 60 70 80 90 100  
f – Frequency – kHz  
f – Frequency – kHz  
NOTE: f = 48 kHz, 32768 point 8 average, T = 25°C, V  
= 3.3 V,  
NOTE: f = 48 kHz, 32768 point 8 average, T = 25°C, V  
= 3.3 V,  
S
A
DD  
S
A
DD  
V
CC  
= 5 V, measurement circuit is Figure 25.  
V
CC  
= 5 V, measurement circuit is Figure 25.  
Figure 15. –60-db Output Spectrum, BW = 20 kHz  
Figure 16. –60-db Output Spectrum, BW = 100 kHz  
TOTAL HARMONIC DISTORTION + NOISE  
vs  
INPUT LEVEL  
10  
1
0.1  
0.01  
0.001  
0.0001  
−100  
−80  
−60  
−40  
−20  
0
Input Level – dBFS  
NOTE: f = 48 kHz, T = 25°C, V  
DD  
= 3.3 V, V  
CC  
= 5 V,  
S
A
measurement circuit is Figure 25.  
Figure 17. THD+N vs Input Level  
12  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
SYSTEM CLOCK AND RESET FUNCTIONS  
System Clock Input  
The PCM1794 requires a system clock for operating the digital interpolation filters and advanced segment DAC  
modulators. The system clock is applied at the SCK input (pin 7). The PCM1794 has a system clock detection circuit  
that automatically senses the frequency at which the system clock is operating. Table 1 shows examples of system  
clock frequencies for common audio sampling rates.  
Figure 18 shows the timing requirements for the system clock input. For optimal performance, it is important to use  
a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators  
is an excellent choice for providing the PCM1794 system clock.  
Table 1. System Clock Rates for Common Audio Sampling Frequencies  
SYSTEM CLOCK FREQUENCY (F  
) (MHz)  
512 f  
SCK  
SAMPLING FREQUENCY  
128 f  
192 f  
256 f  
384 f  
768 f  
S
S
S
S
S
S
32 kHz  
44.1 kHz  
48 kHz  
4.096  
5.6488  
6.144  
6.144  
8.4672  
9.216  
8.192  
11.2896  
12.288  
24.576  
49.152  
12.288  
16.9344  
18.432  
36.864  
73.728  
16.384  
22.5792  
24.576  
24.576  
33.8688  
36.864  
96 kHz  
12.288  
24.576  
18.432  
36.864  
49.152  
(1)  
73.728  
(1)  
192 kHz  
(1)  
This system clock rate is not supported for the given sampling frequency.  
t
(SCKH)  
H
2.0 V  
0.8 V  
System Clock (SCK)  
L
t
(SCKL)  
t
(SCY)  
PARAMETERS  
MIN  
13  
(SCY)  
0.4t  
MAX UNITS  
t
System clock pulse cycle time  
ns  
ns  
ns  
(SCY)  
t
System clock pulse duration, HIGH  
System clock pulse duration, LOW  
0.4t  
(SCY)  
(SCKH)  
t
(SCKL)  
Figure 18. System Clock Input Timing  
Power-On and External Reset Functions  
The PCM1794 includes a power-on reset function. Figure 19 shows the operation of this function. With V  
> 2 V,  
DD  
the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time  
> 2 V.  
V
DD  
The PCM1794 also includes an external reset capability using the RST input (pin 14). This allows an external  
controller or master reset circuit to force the PCM1794 to initialize to its default reset state.  
Figure 20 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The  
RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock  
periods. The external reset is especially useful in applications where there is a delay between the PCM1794 power  
up and system clock activation.  
13  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
V
DD  
2.4 V (Max)  
2.0 V (Typ)  
1.6 V (Min)  
Reset  
Reset Removal  
Internal Reset  
System Clock  
1024 System Clocks  
Figure 19. Power-On Reset Timing  
RST (Pin 14)  
50 % of V  
DD  
t
(RST)  
Reset  
Reset Removal  
Internal Reset  
System Clock  
1024 System Clocks  
PARAMETERS  
Reset pulse duration, LOW  
MIN  
20  
MAX UNITS  
t
ns  
(RST)  
Figure 20. External Reset Timing  
14  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
AUDIO DATA INTERFACE  
Audio Serial Interface  
The audio interface port is a 3-wire serial port. It includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the  
serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio  
interface. Serial data is clocked into the PCM1794 on the rising edge of BCK. LRCK is the serial audio left/right word  
clock.  
The PCM1794 requires the synchronization of LRCK and the system clock, but does not need a specific phase  
relation between LRCK and the system clock.  
If the relationship between LRCK and the system clock changes more than 6 BCK, internal operation is initialized  
within 1/f and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the  
S
system clock is completed.  
PCM Audio Data Formats and Timing  
2
The PCM1794 supports industry-standard audio data formats, including standard right-justified, I S, and  
left-justified. The data formats are shown in Figure 22. Data formats are selected using the format bits,  
FMT1 (pin 12), and FMT0 (pin 11) as shown in Table 2. All formats require binary twos-complement, MSB-first audio  
data. Figure 21 shows a detailed timing diagram for the serial audio interface.  
50% of V  
50% of V  
50% of V  
LRCK  
DD  
DD  
DD  
t
t
(BCL)  
t
(BCH)  
(LB)  
BCK  
t
t
(BCY)  
(BL)  
DATA  
t
t
(DS)  
(DH)  
PARAMETERS  
MIN MAX UNITS  
t
t
t
t
t
t
t
BCK pulse cycle time  
BCK pulse duration, LOW  
BCK pulse duration, HIGH  
BCK rising edge to LRCK edge  
LRCK edge to BCK rising edge  
DATA setup time  
70  
30  
30  
10  
10  
10  
10  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
(BCY)  
(BCL)  
(BCH)  
(BL)  
(LB)  
(DS)  
DATA hold time  
(DH)  
LRCK clock duty  
50% 2 bit clocks  
Figure 21. Timing of Audio Interface  
15  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
(1) Standard Data Format (Right Justified); L-Channel = HIGH, R-Channel = LOW  
1/f  
S
LRCK  
R-Channel  
L-Channel  
BCK  
Audio Data Word = 16-Bit  
14 15 16  
1
2
15 16  
LSB  
1
2
15 16  
DATA  
MSB  
Audio Data Word = 24-Bit  
22 23 24  
1
2
23 24  
LSB  
1
2
23 24  
DATA  
MSB  
(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW  
1/f  
S
LRCK  
BCK  
R-Channel  
L-Channel  
Audio Data Word = 24-Bit  
DATA  
1
2
23 24  
LSB  
1
2
23 24  
1
2
MSB  
2
(3) I S Data Format; L-Channel = LOW, R-Channel = HIGH  
1/f  
S
LRCK  
BCK  
L-Channel  
R-Channel  
Audio Data Word = 24-Bit  
DATA  
1
2
23 24  
LSB  
1
2
23 24  
1
2
MSB  
Figure 22. Audio Data Input Formats  
16  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
FUNCTION DESCRIPTIONS  
Audio data format  
Audio format is selected using FMT0 (pin 11) and FMT1 (pin 12). The PCM1794 also supports monaural mode and DF  
bypass mode using MONO (pin 1) and CHSL (pin 2). The PCM1794 can select the DF rolloff characteristics.  
Table 2. Audio Data Format Select  
MONO  
CHSL  
FMT1  
FMT0  
FORMAT  
STEREO/MONO  
Stereo  
DF ROLLOFF  
Sharp  
Sharp  
Sharp  
Sharp  
Slow  
2
I S  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Left-justified format  
Standard, 16-bit  
Standard, 24-bit  
Stereo  
Stereo  
Stereo  
2
I S  
Stereo  
Left-justified format  
Standard, 16-bit  
Stereo  
Slow  
Stereo  
Slow  
Digital filter bypass  
Mono  
2
I S  
Mono, L-channel  
Mono, L-channel  
Mono, L-channel  
Mono, L-channel  
Mono, R-channel  
Mono, R-channel  
Mono, R-channel  
Mono, R-channel  
Sharp  
Sharp  
Sharp  
Sharp  
Sharp  
Sharp  
Sharp  
Sharp  
Left-justified format  
Standard, 16-bit  
Standard, 24-bit  
2
I S  
Left-justified format  
Standard, 16-bit  
Standard, 24-bit  
Soft Mute  
The PCM1794 supports mute operation. When MUTE (pin 10) is set to HIGH, both analog outputs are transitioned  
to the bipolar zero level in –0.5-dB steps with a transition speed of 1/f per step. This system provides pop-free muting  
S
of the DAC output.  
De-Emphasis  
The PCM1794 has a de-emphasis filters for the sampling frequency of 44.1 kHz. The de-emphasis filter is controlled  
using DEM (pin 3).  
Zero Detect  
When the PCM1794 detects that the audio input data in the L-channel and the R-channel is continuously zero for  
1024 f , the PCM1794 sets ZERO (pin 13)to HIGH.  
S
17  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
TYPICAL CONNECTION DIAGRAM  
C
f
5 V  
R
R
f
0.1 µF  
MONO  
CHSL  
DEM  
V
2L  
1
2
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
10 µF  
CC  
+
+
Controller  
AGND3L  
Differential  
to  
Single  
Converter  
With  
Low-Pass  
Filter  
I L–  
OUT  
3
C
f
V
OUT  
L-Channel  
LRCK  
DATA  
BCK  
I
L+  
4
OUT  
f
5 V  
PCM  
Audio Data  
Source  
AGND2  
5
+
V
1
CC  
6
47 µF  
+
+
SCK  
V L  
COM  
7
C
f
+
10 µF  
PCM1794  
DGND  
V
COM  
R
8
R
R
0.1 µF  
f
47 µF  
10 kΩ  
V
DD  
I
REF  
9
+
MUTE  
FMT0  
FMT1  
ZERO  
RST  
AGND1  
10  
11  
12  
13  
14  
Differential  
to  
Single  
Converter  
With  
Low-Pass  
Filter  
I
R–  
R+  
C
OUT  
f
V
OUT  
R-Channel  
Controller  
I
OUT  
f
0.1 µF  
5 V  
AGND3R  
+
V
CC  
2R  
10 µF  
+
3.3 V  
+
10 µF  
Figure 23. Typical Application Circuit  
18  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
APPLICATION INFORMATION  
APPLICATION CIRCUIT  
The design of the application circuit is very important in order to actually realize the high S/N ratio of which the  
PCM1794 is capable. This is because noise and distortion that are generated in an application circuit are not  
negligible.  
In the circuit of Figure 24, the output level is 2 V RMS, and 127 dB S/N is achieved. The circuit of Figure 25 can realize  
the highest performance. In this case the output level is set to 4.5 V RMS and 129 dB S/N is achieved (stereo mode).  
In monaural mode, if the output of the L-channel and R-channel is used as a balanced output, 132 dB S/N is achieved  
(see Figure 26).  
I/V Section  
The current of the PCM1794 on each of the output pins (I  
L+, I  
L–, I  
R+, I  
R–) is 7.8 mA p-p at 0 dB (full  
OUT  
OUT  
OUT  
OUT  
scale). The voltage output level of the I/V converter (Vi) is given by following equation:  
Vi = 7.8 mA p–p × R (R : feedback resistance of I/V converter)  
f
f
An NE5534 op amp is recommended for the I/V circuit to obtain the specified performance. Dynamic performance  
such as the gain bandwidth, settling time, and slew rate of the op amp affects the audio dynamic performance of the  
I/V section.  
Differential Section  
The PCM1794 voltage outputs are followed by differential amplifier stages, which sum the differential signals for each  
channel, creating a single-ended I/V op-amp output. In addition, the differential amplifiers provide a low-pass filter  
function.  
The op amp recommended for the differential circuit is the Linear Technology LT1028, because its input noise is low.  
19  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
C
1
2200 pF  
R
1
750 Ω  
V
CC  
V
CC  
C
3
C
11  
0.1 µF  
2700 pF  
R
270 Ω  
5
C
15  
0.1 µF  
C
22 pF  
17  
C
33 pF  
19  
7
5
R
560 Ω  
7
2
3
8
6
3
+
I –  
OUT  
5
R
7
100 Ω  
2
3
+
6
U
1
NE5534  
U
4
3
LT1028  
4
R
4
C
12  
0.1 µF  
560 Ω  
R
6
270 Ω  
C
16  
0.1 µF  
C
4
V
EE  
2700 pF  
V
EE  
C
2
2200 pF  
R
2
750 Ω  
V
CC  
C
13  
0.1 µF  
V
V
= 15 V  
CC  
= –15 V  
EE  
C
18  
f
C
= 217 kHz  
22 pF  
7
5
2
3
8
6
+
I +  
OUT  
U
2
NE5534  
4
C
14  
0.1 µF  
V
EE  
Figure 24. Measurement Circuit, V  
= 2 V RMS  
OUT  
20  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
C
1
2200 pF  
R
1
820 Ω  
V
CC  
V
CC  
C
3
C
11  
0.1 µF  
2700 pF  
R
360 Ω  
5
C
15  
0.1 µF  
C
22 pF  
17  
C
33 pF  
19  
7
5
R
360 Ω  
7
2
3
8
6
3
+
I –  
OUT  
5
R
100 Ω  
2
3
7
+
6
U
1
NE5534  
U
4
3
LT1028  
4
R
4
C
12  
0.1 µF  
360 Ω  
R
6
360 Ω  
C
16  
0.1 µF  
C
4
V
EE  
2700 pF  
V
EE  
C
2
2200 pF  
R
2
820 Ω  
V
CC  
V
V
= 15 V  
CC  
C
13  
0.1 µF  
= –15 V  
EE  
f
C
= 162 kHz  
C
22 pF  
18  
7
5
2
3
8
6
+
I +  
OUT  
U
2
NE5534  
4
C
14  
0.1 µF  
V
EE  
Figure 25. Measurement Circuit, V  
= 4.5 V RMS  
OUT  
21  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
I
L– (Pin 26)  
L+ (Pin 25)  
I
I
+
OUT  
OUT  
OUT+  
Figure 25  
Circuit  
I
OUT  
OUT  
3
2
1
I
R– (Pin 18)  
R+ (Pin 17)  
I
I
+
OUT  
OUT  
OUT–  
Figure 25  
Circuit  
Balanced Out  
I
OUT  
OUT  
Figure 26. Measurement Circuit for Monaural Mode  
APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE  
V
DD  
MONO  
CHSL  
DEM  
V
2L  
1
2
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
CC  
External  
Filter  
Device  
AGND3L  
I
I
L–  
L+  
3
OUT  
WDCK  
LRCK  
DATA  
BCK  
4
OUT  
DATA  
BCK  
SCK  
AGND2  
5
V
1
CC  
6
Analog  
Output Stage  
(See Figure 23)  
SCK  
V L  
COM  
7
PCM1794  
DGND  
V
COM  
R
8
V
DD  
I
REF  
9
MUTE  
FMT0  
FMT1  
ZERO  
RST  
AGND1  
10  
11  
12  
13  
14  
I
R–  
R+  
OUT  
I
OUT  
AGND3R  
V
CC  
2R  
Figure 27. Connection Diagram for External DIgital Filter (Internal DF Bypass Mode) Application  
22  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
Application for Interfacing With an External Digital Filter  
For some applications, it may be desirable to use a programmable digital signal processor as an external digital filter  
to perform the interpolation function. The following pin settings enable the external digital filter application mode.  
D
D
D
D
MONO (pin 1) = LOW  
CHSL (Pin 2) = HIGH  
FMT0 (Pin 11) = HIGH  
FMT1 (pin 12) = HIGH  
The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of  
Figure 27. The word clock (WDCK) must be operated at 8× or 4× the desired sampling frequency, f .  
S
System Clock (SCK) and Interface Timing  
The PCM1794 in an application using an external digital filter requires the synchronization of WDCK and the system  
clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, and DATA is  
shown in Figure 29.  
Audio Format  
The PCM1794 in the external digital filter interface mode supports right-justified audio formats including 24-bit audio  
data, as shown in Figure 28.  
1/4 f or 1/8 f  
S
S
WDCK  
BCK  
Audio Data Word = 24-Bit  
23 24  
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24  
LSB  
DATA  
MSB  
Figure 28. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application  
23  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
WDCK  
50% of V  
DD  
DD  
DD  
t
t
t
(LB)  
(BCH)  
(BCL)  
50% of V  
50% of V  
BCK  
t
t
(BCY)  
(BL)  
DATA  
t
t
(DS)  
(DH)  
PARAMETER  
MIN  
20  
7
MAX UNITS  
t
t
t
t
t
t
t
BCK pulse cycle time  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
(BCY)  
(BCL)  
(BCH)  
(BL)  
BCK pulse duration, LOW  
BCK pulse duration, HIGH  
7
BCK rising edge to WDCK falling edge  
WDCK falling edge to BCK rising edge  
DATA setup time  
5
5
(LB)  
5
(DS)  
DATA hold time  
5
(DH)  
Figure 29. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application  
THEORY OF OPERATION  
Upper  
0–62  
6 Bits  
Level  
ICOB  
Decoder  
0–66  
Current  
Segment  
DAC  
Advanced  
DWA  
Digital Input  
Analog Output  
24 Bits  
8 f  
rd  
3 -Order  
S
5-Level  
Sigma-Delta  
0–4  
Level  
MSB  
and  
Lower 18 Bits  
Figure 30. Advanced Segment DAC  
The PCM1794 uses TI’s advanced segment DAC architecture to achieve excellent dynamic performance and  
improved tolerance to clock jitter. The PCM1794 provides balanced current outputs.  
Digital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted  
to inverted complementary offset binary (ICOB) code. The lower 18 bits, associated with the MSB, are processed  
by a five-level third-order delta-sigma modulator operated at 64 f by default. The 1 level of the modulator is equivalent  
S
to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order  
delta-sigma modulator are summed together to create an up-to-66-level digital code, and then processed by  
data-weighted averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 66 levels from  
the DWA is converted to an analog output in the differential-current segment section.  
This architecture has overcome the various drawbacks of conventional multibit processing and also achieves  
excellent dynamic performance.  
24  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES080B – MAY 2003 – REVISED NOVEMBER 2003  
Analog output  
The following table and Figure 31 show the relationship between the digital input code and analog output.  
800000 (–FS)  
–2.3  
000000 (BPZ)  
7FFFFF (+FS)  
I
N [mA]  
P [mA]  
–6.2  
–6.2  
–4.65  
–4.65  
0
–10.1  
OUT  
I
–10.1  
–2.3  
–7.575  
OUT  
V
N [V]  
P [V]  
–1.725  
–7.575  
–2.821  
OUT  
V
–1.725  
OUT  
V
[V]  
2.821  
OUT  
NOTE: V  
N is the output of U1, V  
measurementcircuit of Figure 24.  
P is the output of U2, and V  
OUT  
is the output of U3 in the  
OUT  
OUT  
OUTPUT CURRENT  
vs  
INPUT CODE  
0
−2  
I N  
OUT  
−4  
−6  
−8  
I P  
OUT  
−10  
−12  
800000(–FS)  
000000(BPZ)  
7FFFFF(+FS)  
Input Code – Hex  
Figure 31. The Relationship Between Digital Input and Analog Output  
25  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, maskworkright, orotherTIintellectualpropertyrightrelatingtoanycombination, machine, orprocess  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2003, Texas Instruments Incorporated  
配单直通车
PCM1794DBG4产品参数
型号:PCM1794DBG4
Brand Name:Texas Instruments
是否无铅: 不含铅
是否Rohs认证: 符合
生命周期:Not Recommended
零件包装代码:SSOP
包装说明:SSOP, SSOP28,.3
针数:28
Reach Compliance Code:compliant
风险等级:5.23
转换器类型:D/A CONVERTER
输入位码:2'S COMPLEMENT BINARY
输入格式:SERIAL
JESD-30 代码:R-PDSO-G28
JESD-609代码:e4
长度:10.2 mm
湿度敏感等级:1
位数:24
功能数量:1
端子数量:28
最高工作温度:85 °C
最低工作温度:-25 °C
封装主体材料:PLASTIC/EPOXY
封装代码:SSOP
封装等效代码:SSOP28,.3
封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260
电源:3.3,5 V
认证状态:Not Qualified
座面最大高度:2 mm
子类别:Other Converters
最大压摆率:40 mA
标称供电电压:5 V
表面贴装:YES
技术:CMOS
温度等级:OTHER
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING
端子节距:0.65 mm
端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.3 mm
Base Number Matches:1
  •  
  • 供货商
  • 型号 *
  • 数量*
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
批量询价选中的记录已选中0条,每次最多15条。
 复制成功!