64Mb: 4 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Timing Diagrams
Figure 31:
4-Word Burst READ Operation
tKHKL
tCLK
tKP
tKP
CLK
V
IH
V
IL
V
IH
V
IL
V
IH
V
IL
tCEM
tCSP
tABA
tHD
t
HZ
tSP
tHD
A[21:0]
VALID
ADDRESS
tSP
tHD
ADV#
CE#
V
IH
V
IL
tCBPH
tBOE
OE#
V
IH
V
IL
tSP
tHD
tOLZ
t
OHZ
WE#
V
IH
V
IL
tSP
tHD
LB#/UB#
V
IH
V
IL
tCEW
tKHTL
High-Z
WAIT
V
OH
V
OL
V
OH
V
OL
High-Z
High-Z
tACLK
tKOH
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
DQ[15:0]
READ Burst Identified
(WE# = HIGH)
DON’T CARE
UNDEFINED
Notes: 1. Non-default BCR settings for 4-word burst READ operation: Latency code two (three
clocks); WAIT active LOW; WAIT asserted during delay.
2. Clock rates below 50 MHz (
t
CLK > 20ns) are allowed as long as
t
CSP specifications are met.
Table 23:
Burst READ Timing Parameters – 4-Word Burst
-708
-706/-856
Min
Max
56
11
20
5
8
7.5
20
20
1
15
5
2
8
7.5
20
20
Units
ns
ns
ns
ns
µs
ns
ns
ns
ns
Symbol
t
-708
Min
Max
8
1.8
9
2
4
8
5
3
-706/-856
Min
Max
8
2.0
11
2
5
8
5
3
Units
ns
ns
ns
ns
ns
ns
ns
ns
Symbol
t
Min
Max
46.5
9
20
ABA
t
ACLK
t
BOE
t
CBPH
t
CEM
t
CEW
t
CLK
t
CSP
t
HD
HZ
t
KHKL
t
KHTL
t
t
5
1
12.5
4.5
2
KOH
KP
t
OHZ
t
OLZ
t
SP
PDF: 09005aef80be1fbd/Source: 09005aef80be2036
Burst CellularRAM_2.fm - Rev. G 10/05 EN
42
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.